

# RCA Solid State


## '74 DATABOOK Series

### SSD-201B

# Linear

## Integrated Circuits and MOS Devices

Selection Guide  
Data



## **A New Approach To Data Service... and Customer Service**

### **1974 RCA Solid State DATABOOKS**

Seven textbook-size volumes covering all current commercial  
RCA solid-state devices (through January 1, 1974) . . . . . \$2.00 each\*

SSD-201B	Linear Integrated Circuits and MOS Devices (Data only) . . . . .	792 pages
SSD-202B	Linear Integrated Circuits and MOS Devices (Application Notes only) . . . . .	456 pages
SSD-203B	COS/MOS Digital Integrated Circuits. . . . .	528 pages
SSD-204B	Power Transistors and Power Hybrid Circuits . . . . .	896 pages
SSD-205B	RF Power Devices . . . . .	544 pages
SSD-206B	Thyristors, Rectifiers, and Diacs. . . . .	536 pages
SSD-207B	High-Reliability Devices . . . . .	576 pages

Announcement Newsletter: "What's New in Solid State" Available  
FREE to all DATABOOK users . . . see pages 3 and 4

"Bingo-type Response-Card Service" included with Newsletter  
Available FREE to all DATABOOK users . . . see pages 3 and 4

Update Mailing Service for IC's, power devices, or entire product  
line . . . see pages 3 and 4

Indexed Binder for Update Filing . . . see pages 3 and 4

\*optional price

# **RCA Solid State**

## **'74 DATABOOK** **Series**

---

### **Linear Integrated Circuits and MOS Devices**

This DATABOOK contains complete data on linear integrated circuits and MOS field-effect (MOS/FET) devices presently available from RCA Solid State Division as standard products. Application notes on both linear IC's and MOS/FET devices are contained in a separate DATABOOK, SSD-202B. For ease of type selection, product matrix charts are given on pages 8-20. Data sheets are then grouped in the following categories: (a) linear IC operational amplifiers, (b) linear IC arrays, (c) linear IC differential and broadband (video) amplifiers, (d) linear IC power-control, computer-interface, and analog-multiplier circuits, (e) linear IC audio (stereo), AM receiver, and FM receiver circuits, (f) linear IC TV receiver circuits, (g) linear IC chips and beam-lead (sealed-junction) types, (h) MOS field-effect (MOS/FET) devices.

A feature of this DATABOOK is the complete Guide to RCA Solid State Devices at the back of the book. This section includes a developmental-to-commercial-number cross-reference index, a comprehensive subject index, and a complete index to all standard devices in the solid-state product line: linear integrated circuits, MOS field-effect (MOS/FET) devices, COS/MOS integrated circuits, power transistors, power hybrid circuits, rf power devices, thyristors, rectifiers, and diacs. All listings include references to volume number and page number in the 1974 7-volume DATABOOK series described on the facing page.

---

Trade Mark(s) Registered ®  
Marca(s) Registrada(s)

Copyright 1973 by RCA Corporation  
(All rights reserved under Pan-American Copyright Convention)

Printed in USA/11-73

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

RCA Solid State | Box 3200 | Somerville, N. J., U.S.A. 08876  
RCA Limited | Sunbury-on-Thames | Middlesex TW16 7HW, England  
RCA s.a. | 4400 Herstal | Liege, Belgium

# RCA Solid State Total Data Service System

The RCA Solid State DATABOOKS are supplemented throughout the year by a comprehensive data service system that keeps you aware of all new device announcements and lets you obtain as much or as little product information as you need – when you need it.

New solid-state devices and related publications announced during the year are described in a monthly newsletter entitled "What's New in Solid State". If you obtained your DATABOOK(s) directly from RCA, your name is already on the mailing list for this newsletter. If you obtained your book(s) from a source other than RCA and wish to receive the newsletter, please fill out the form on page 4, detach it, and mail it to RCA.

Each newsletter issue contains a "bingo"-type fast-response form for your use in requesting information on new devices of interest to you. If you wish to receive all new product information published throughout the year, without having to use the newsletter response form, you may subscribe to a mailing service which will bring you all new data sheets and application notes in a package every other month. You can also obtain a binder for easy filing of all your supplementary material. Provisions for obtaining information on the update mailing service and the binder are included in the order form on page 4.

Because we are interested in your reaction to this approach to data service, we invite you to add your comments to the form when you return it, or to send your remarks to one of the addresses listed at the top of the form. We solicit your constructive criticism to help us improve our service to you.



## Table of Contents

	Page
Index to Linear IC and MOS/FET Devices .....	6
Selection Charts:	
Linear IC Operational Amplifiers .....	8
Linear IC Arrays .....	14
Linear IC Broadband (Video) and Differential Amplifiers .....	16
Linear IC Power-Control Circuits, Voltage Regulators, Analog Multipliers, and Computer Interface Circuits .....	17
Linear IC Receiver Circuits .....	18
MOS Field-Effect (MOS/FET) Devices .....	20
Linear IC Replacement Guide .....	21
Linear IC New Product Information .....	22
Package Photographs .....	23
Operating Considerations for RCA Solid-State Devices .....	24
Linear IC Operational Amplifiers .....	29
Linear IC Arrays .....	117
Linear IC Differential and Broadband (Video) Amplifiers .....	255
Linear IC Power-Control, Computer-Interface, and Analog-Multiplier Circuits .....	337
Linear IC Audio (Stereo), AM Receiver, and FM Receiver Circuits .....	431
Linear IC TV Receiver Circuits .....	483
Linear IC Chips and Beam-Lead (Sealed-Junction) Types .....	589
MOS Field-Effect (MOS/FET) Devices .....	633
Guide to RCA Solid-State Devices:	
Dev. No.-to-Comm. No. Cross-Reference Index .....	755
Mil-Spec (JAN) Listing .....	761
Subject Index .....	763
Index to Devices .....	779

# Index to Linear Integrated Circuits

Type No.	File No.	Page	Description	Type No.	File No.	Page	Description
CA108AS	621	105	precision operational amplifier	CA3021	243	276	low-power video amplifier
CA108AT	621	105	precision operational amplifier	CA3022	243	276	low-power video amplifier
CA108S	621	105	precision operational amplifier	CA3023	243	276	low-power video amplifier
CA108T	621	105	precision operational amplifier	CA3023H	516	590	low-power video-amplifier chip
CA208AS	621	105	precision operational amplifier	CA3026	388	226	dual differential amplifier
CA208AT	621	105	precision operational amplifier	CA3026H	516	590	dual-differential-amplifier chip
CA208S	621	105	precision operational amplifier	CA3028A	382	318	differential/cascode amplifier
CA208T	621	105	precision operational amplifier	CA3028AF	382	318	differential/cascode amplifier
CA308AS	621	105	precision operational amplifier	CA3028AH	516	590	differential/cascode-amplifier chip
CA308AT	621	105	precision operational amplifier	CA3028AL	515	605	beam-lead differential/cascode amplifier
CA308H	516	590	precision operational-amplifier chip	CA3028AS	382	318	differential/cascode amplifier
CA308S	621	105	precision operational amplifier	CA3028B	382	318	differential/cascode amplifier
CA308T	621	105	precision operational amplifier	CA3028BF	382	318	differential/cascode amplifier
CA741CH	516	590	operational-amplifier chip	CA3028BS	382	318	differential/cascode amplifier
CA741CS	531	74	operational amplifier	CA3029	316	80	operational amplifier
CA741CT	531	74	operational amplifier	CA3029A	310	89	operational amplifier
CA741L	515	605	beam-lead operational amplifier	CA3030	316	80	operational amplifier
CA741S	531	74	operational amplifier	CA3030A	310	89	operational amplifier
CA741T	531	74	operational amplifier	CA3033	360	61	operational amplifier
CA747CE	531	74	operational amplifier	CA3033A	360	61	operational amplifier
CA747CF	531	74	operational amplifier	CA3033H	516	590	operational-amplifier chip
CA747CH	516	590	operational-amplifier chip	CA3035	274	243	wide-band amplifier array
CA747CT	531	74	operational amplifier	CA3035H	516	590	wide-band amplifier-array chip
CA747E	531	74	operational amplifier	CA3035V1	274	243	wide-band amplifier array
CA747F	531	74	operational amplifier	CA3036	275	158	dual Darlington array
CA747T	531	74	operational amplifier	CA3037	316	80	operational amplifier
CA748CH	516	590	operational-amplifier chip	CA3037A	310	89	operational amplifier
CA748CS	531	74	operational amplifier	CA3038	316	80	operational amplifier
CA748CT	531	74	operational amplifier	CA3038A	310	89	operational amplifier
CA748S	531	74	operational amplifier	CA3039	343	122	diode array
CA748T	531	74	operational amplifier	CA3039H	516	590	diode-array chip
CA1398E	686	573	TV chroma processor	CA3039L	515	605	beam-lead diode array
CA1458S	531	74	operational amplifier	CA3040	363	282	wide-band amplifier
CA1458T	531	74	operational amplifier	CA3041	318	498	TV if sound subsystem
CA1541D	536	395	memory sense amplifier	CA3042	319	506	TV if sound subsystem
CA1541H	516	590	memory-sense-amplifier chip	CA3043	331	466	FM if subsystem
CA1558S	531	74	operational amplifier	CA3043H	516	590	TV automatic-fine-tuning subsystem
CA1558T	531	74	operational amplifier	CA3044	340	484	TV automatic-fine-tuning subsystem
CA2111AE	612	520	FM if subsystem	CA3044V1	340	484	TV automatic-fine-tuning subsystem
CA2111AQ	612	520	FM if subsystem	CA3045	341	177	transistor array
CA3000	121	288	dc amplifier	CA3045F	341	177	transistor array
CA3000H	516	590	dc-amplifier chip	CA3045H	516	590	transistor-array chip
CA3001	122	294	video amplifier	CA3045L	515	605	beam-lead transistor array
CA3001H	516	590	video-amplifier chip	CA3046	341	177	transistor array
CA3002	123	256	if amplifier	CA3047	360	61	operational amplifier
CA3002H	516	590	if-amplifier chip	CA3047A	360	61	operational amplifier
CA3004	124	300	rf amplifier	CA3048	377	247	amplifier array
CA3005	125	306	rf amplifier	CA3048H	516	590	amplifier-array chip
CA3005H	516	590	rf-amplifier chip	CA3049H	516	590	dual-differential-amplifier chip
CA3006	125	306	rf amplifier	CA3049L	515	605	beam-lead dual differential amplifier
CA3007	126	313	af amplifier	CA3049T	611	234	dual differential amplifier
CA3008	316	80	operational amplifier	CA3050	361	329	dual differential amplifier
CA3008A	310	89	operational amplifier	CA3051	361	329	dual differential amplifier
CA3010	316	80	operational amplifier	CA3052	387	432	stereo preamplifier
CA3010A	310	89	operational amplifier	CA3053	382	318	differential/cascode amplifier
CA3011	128	262	wide-band amplifier	CA3053F	382	318	differential/cascode amplifier
CA3012	128	262	wide-band amplifier	CA3053S	382	318	differential/cascode amplifier
CA3012H	516	590	wide-band amplifier chip	CA3054	388	226	dual differential amplifier
CA3013	129	471	wide-band amplifier-discriminator	CA3054H	516	590	dual-differential-amplifier chip
CA3014	129	471	wide-band amplifier-discriminator	CA3054L	515	605	beam-lead dual differential amplifier
CA3015	316	80	operational amplifier	CA3058	490	338	zero-voltage switch
CA3015A	310	89	operational amplifier	CA3059	490	338	zero-voltage switch
CA3015H	516	590	operational-amplifier chip	CA3059H	516	590	zero-voltage switch chip
CA3015L	515	605	beam-lead operational amplifier	CA3060AD	537	38	OTA array
CA3016	316	80	operational amplifier	CA3060BD	537	38	OTA array
CA3016A	310	89	operational amplifier	CA3060D	537	38	OTA array
CA3018	338	160	transistor array	CA3060E	537	38	OTA array
CA3018A	338	160	transistor array	CA3060H	516	590	OTA array chip
CA3018H	516	590	transistor-array chip	CA3062	421	367	photo detector and power amplifier
CA3018L	515	605	beam-lead transistor array	CA3064	396	490	TV automatic-fine-tuning subsystem
CA3019	236	118	diode array	CA3064E	396	490	TV automatic-fine-tuning subsystem
CA3019H	516	590	diode-array chip	CA3065	412	514	TV if sound system
CA3020	339	268	wide-band power amplifier	CA3066	466	533	TV chroma signal processor
CA3020A	339	268	wide-band power amplifier	CA3067	466	533	TV chroma demodulator
CA3020H	516	590	wide-band power-amplifier chip	CA3068	467	525	TV video if system



## Index to Linear Integrated Circuits (cont'd)

Type No.	File No.	Page	Description	Type No.	File No.	Page	Description
CA3070	468	549	TV chroma signal processor	CA3093H	516	590	transistor-diode-array chip
CA3071	468	549	TV chroma amplifier	CA3094AT	598	346	programmable power-switch/amplifier
CA3072	468	549	TV chroma demodulator	CA3094BT	598	346	programmable power-switch/amplifier
CA3075	429	462	FM if subsystem	CA3094H	516	590	programmable power-switch/amplifier chip
CA3075H	516	590	FM-if-subsystem chip				
CA3076	430	479	FM if gain block	CA3094T	598	346	programmable power-switch/amplifier
CA3076H	516	590	FM-if-gain-block chip	CA3095E	591	189	super-beta transistor array
CA3078AS	535	52	micropower operational amplifier	CA3096AE	595	141	n-p-n/p-n-p transistor array
CA3078AT	535	52	micropower operational amplifier	CA3096E	595	141	n-p-n/p-n-p transistor array
CA3078H	516	590	micropower-operational-amplifier chip	CA3096H	516	590	n-p-n/p-n-p transistor-array chip
CA3078S	535	52	micropower operational amplifier	CA3097E	633	199	thyristor/transistor array
CA3078T	535	52	micropower operational amplifier	CA3097H	516	590	thyristor/transistor array chip
CA3079	490	338	zero-voltage switch	CA3099E	620	359	programmable comparator
CA3080	475	30	operational transconductance amplifier	CA3099H	516	590	programmable-comparator chip
CA3080A	475	30	operational transconductance amplifier	CA3100H	516	590	wide-band operational-amplifier chip
CA3080AS	475	30	operational transconductance amplifier	CA3100S	625	98	wide-band operational amplifier
CA3080H	516	590	OTA chip	CA3100T	625	98	wide-band operational amplifier
CA3080S	475	30	operational transconductance amplifier	CA3102E	611	234	dual differential amplifier
CA3081	480	126	transistor array (n-p-n)	CA3102H	516	590	dual-differential-amplifier chip
CA3081F	480	126	transistor array (n-p-n)	CA3118AT	532	166	high-voltage transistor array (n-p-n)
CA3081H	516	590	transistor-array chip (n-p-n)	CA3118H	516	590	high-voltage transistor-array chip
CA3082	480	126	transistor array (n-p-n)	CA3118T	532	166	high-voltage transistor array
CA3082F	480	126	transistor array (n-p-n)	CA3120E	691	581	TV signal processor
CA3082H	516	590	transistor-array chip (n-p-n)	CA3121E	688	567	TV chroma amplifier/demodulator
CA3083	481	130	transistor array (n-p-n)	CA3123E	631	450	AM radio receiver subsystem
CA3083F	481	130	transistor array (n-p-n)	CA3125E	685	577	TV chroma processor
CA3083H	516	590	transistor-array chip (n-p-n)	CA3126Q	prel	565	TV chroma processor
CA3083L	515	605	beam-lead transistor array (n-p-n)	CA3140E	630	113	quad operational amplifier
CA3084	482	134	transistor array (p-n-p)	CA3140H	516	590	quad-operational-amplifier chip
CA3084H	516	590	transistor-array chip (p-n-p)	CA3146AE	532	166	high-voltage transistor array (n-p-n)
CA3084L	515	605	beam-lead transistor array (p-n-p)	CA3146E	532	166	high-voltage transistor array (n-p-n)
CA3085	491	375	positive voltage regulator	CA3146H	516	590	high-voltage transistor-array chip
CA3085A	491	375	positive voltage regulator	CA3183AE	532	166	high-voltage transistor array (n-p-n)
CA3085AF	491	375	positive voltage regulator	CA3183E	532	166	high-voltage transistor array (n-p-n)
CA3085AS	491	375	positive voltage regulator	CA3183H	516	590	high-voltage transistor-array chip
CA3085B	491	375	positive voltage regulator	CA3401E	630	113	dual operational amplifier
CA3085BF	491	375	positive voltage regulator	CA3600E	619	213	COS/MOS transistor array
CA3085BS	491	375	positive voltage regulator	CA6078AS	592	69	low-noise operational amplifier
CA3085H	516	590	positive-voltage-regulator chip	CA6078AT	592	69	low-noise operational amplifier
CA3085F	491	375	positive voltage regulator	CA6741S	592	69	low-noise operational amplifier
CA3085L	515	605	beam-lead positive voltage regulator	CA6741T	592	69	low-noise operational amplifier
CA3085S	491	375	positive voltage regulator	CD2150	308	409	ultra-high-speed ECCSL gate
CA3086	483	183	transistor array (n-p-n)	CD2151	308	409	ultra-high-speed ECCSL gate
CA3086F	483	183	transistor array (n-p-n)	CD2152	308	409	ultra-high-speed ECCSL gate
CA3088E	560	446	AM receiver subsystem	CD2153	308	421	ultra-high-speed ECCSL gate
CA3089E	561	455	FM if system	CD2154	402	421	ultra-high-speed ECCSL gate
CA3090AQ	502	440	stereo multiplex decoder	CD2500E	392	403	BCD-to-7-segment decoder/driver
CA3091D	534	383	four-quadrant multiplier	CD2501E	392	403	BCD-to-7-segment decoder/driver
CA3091H	516	590	four-quadrant-multiplier chip	CD2502E	392	403	BCD-to-7-segment decoder/driver
CA3093E	533	152	transistor-diode array	CD2503E	392	403	BCD-to-7-segment decoder/driver

## Index to MOS Field-Effect (MOS/FET) Devices

Type No.	File No.	Page	Description	Type No.	File No.	Page	Description
3N128	309	634	single-gate amplifier	40559A	323	686	single-gate mixer
3N138	283	639	single-gate chopper and multiplexer	40600	333	712	dual-gate rf amplifier
3N139	284	643	single-gate af and rf amplifier	40601	333	712	dual-gate if amplifier
3N140	285	667	dual-gate rf amplifier	40602	333	712	dual-gate mixer
3N141	285	667	dual-gate mixer	40603	334	720	dual-gate rf amplifier
3N142	286	648	single-gate rf amplifier	40604	334	720	dual-gate mixer
3N143	309	634	single-gate vhf mixer/oscillator	40673	381	745	dual-gate rf amplifier
3N152	314	654	single-gate vhf amplifier	40819	463	704	dual-gate rf amplifier
3N153	320	659	single-gate chopper/multiplexer	40820	464	704	dual-gate rf amplifier
3N154	335	662	single-gate vhf amplifier	40821	464	704	dual-gate mixer
3N159	326	675	dual-gate rf amplifier	40822	465	732	dual-gate rf amplifier
3N187	436	690	dual-gate rf amplifier	40823	465	732	dual-gate mixer
3N200	437	698	dual-gate rf amplifier	40841	489	739	dual-gate general-purpose type
40467A	324	681	single-gate vhf amplifier				
40468A	323	686	single-gate rf amplifier				

# Linear IC Operational Amplifiers

		Micropower					High-Current					General Purpose																
		Single OTA ●		Triple OTA ●		Single OP-AMP						Single Unit		Multiple Unit														
												Low Noise				Quad												
		CA3080	CA3080A	CA3060A	CA3060B	CA3060	CA3078A	CA3078	CA3033	CA3033A	CA3047	CA3047A	CA3094	CA3094A	CA3094B	CA6741	CA6078A ▲	CA741C	CA741	CA748C	CA748	CA747C	CA747	CA1458	CA1558	CA3401		
File No.	475		537		535			360			598		592		531											630		
Page No.	30		38		52			61			346		69		74											113		
APPLICATIONS	Switching	■	■	■	■	■																						
	Schmitt Trigger	■	■	■	■	■		■	■	■	■	■																
	Multivibrator	■	■	■	■	■		■	■	■	■	■																
	Modulator	■	■	■	■	■																						
	Mixer	■	■	■	■	■																						
	Detector	■	■	■	■	■																						
	Comparator	■	■	■	■	■		■	■	■	■	■																
	DC Amplifier	■	■	■	■	■		■	■	■	■	■																
	Timer																											
	Wideband Large Signal																											
FEATURES	Multiple Unit			■	■	■																						
	AGC Capability	■	■	■	■	■																						
	Balanced Input	■	■	■	■	■																						
	Short-Circuit Protection	■	■	■	■	■																						
	Internal Frequency Compensation																											
	Offset Adjustment																											
	Negative $V_{ICR}$ near $V^-$	■	■	■	■	■																						
	Low Power Supply Current (<1 mA)	■	■	■	■	■																						
	Ultra-Low $I_{IB}$	■	■	■	■	■																						
Very Low $V_{IO}$ & $I_{IO}$																												
PACKAGE	TYPE DESIGNATION SUFFIX LETTER (See Note)																											
	Flat Pack Ceramic																											
	Dual In-Line Ceramic (DIC)			D	D	D			■	■																		
	Dual In-Line Plastic (DIP)					E				■	■																	
	TO-5 Style Straight Lead	■	■				T	T				T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T
	TO-5 Style Dual-In-Line (DIL-CAN)	S	S				S	S				S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
	Frit Seal Dual In-Line Ceramic	F	F				F	F											F	F	F	F	F	F	F	F	F	F
	Beam Lead																			L								
Chip						H												H		H		H					H	

Note 1: The indicated suffix letter identifies the package type for the device type number having a suffix letter; a black square is shown for a type number with no suffix letter.

- Operational Transconductance Amplifier      ▲ Micropower Type

# Linear IC Operational Amplifiers

		Wide-Band														Precision										
		CA3008	CA3008A	CA3010	CA3010A	CA3015	CA3015A	CA3016	CA3016A	CA3029	CA3029A	CA3030	CA3030A	CA3037	CA3037A	CA3038	CA3038A	CA3100	CA108	CA108A	CA208	CA208A	CA308	CA308A		
		File No.	316	310	316	310	316	310	316	310	316	310	316	310	316	310	316	625	621	621	621	621	621	621	621	
		Page No.	80	89	80	89	80	89	80	89	80	89	80	89	80	89	80	98	105	105	105	105	105	105	105	
APPLICATIONS	Switching																									
	Schmitt Trigger																									
	Multivibrator	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	
	Modulator																									
	Mixer																									
	Detector																									
	Comparator																									
	DC Amplifier	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	
	Timer																									
	Wideband Large Signal																	■								
FEATURES	Multiple Unit																									
	AGC Capability																									
	Balanced Input	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	
	Short-Circuit Protection																			■	■	■	■	■	■	
	Internal Frequency Compensation																			■	■	■	■	■	■	
	Offset Adjustment	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	
	Negative $V_{ICR}$ near $V^-$																									
	Low Power Supply Current (< 1 mA)																				■	■	■	■	■	■
	Ultra-Low $I_{IB}$																				■	■	■	■	■	■
Very Low $V_{IQ}$ & $I_{IQ}$																				■	■	■	■	■	■	
PACKAGE	TYPE DESIGNATION SUFFIX LETTER (See Note 1)																									
	Flat Pack Ceramic	■	■						■	■																
	Dual In-Line Ceramic (DIC)															■	■	■	■							
	Dual In-Line Plastic (DIP)																									
	TO-5 Style Straight Lead			■	■	■	■																			
	TO-5 Style Dual In-Line (DIL-CAN)										■	■	■	■	■	■	■									
	Frit Seal Dual In-Line Ceramic																			F						
	Beam Lead																									
Chip																		H							H	

Note 1: The indicated suffix letter identifies the package type for the device type number having a suffix letter; a black square is shown for a type number with no suffix letter.

# Typical Characteristics of Linear IC Operational Amplifiers

Features	Micropower													High-Current																	
	OTA'S*											Single Op. Amp.																			
	Single					Triple																									
RCA Type No.	CA3080, F, S		CA3080A, AF, AS		CA3080A, AF, AS		CA3060BD		CA3060AD, BD, E		CA3060D, H		CA3078F, H, S, T CA6078AH, AS, AT †		CA3078AF, AS, AT		CA3033 CA3047	CA3039A CA3047A	CA3094AS, AT, BS, BT, S, T												
Operating Conditions	V <sup>+</sup> , V <sup>-</sup> = ±15 V I <sub>ABC</sub> = 500 μA		V <sup>+</sup> , V <sup>-</sup> = ±15 V I <sub>ABC</sub> = 5 μA		V <sup>+</sup> , V <sup>-</sup> = ±15 V I <sub>ABC</sub> = 1 μA		V <sup>+</sup> , V <sup>-</sup> = ±15 V I <sub>ABC</sub> = 100 μA		V <sup>+</sup> , V <sup>-</sup> = ±6 V I <sub>ABC</sub> = 1 μA		V <sup>+</sup> , V <sup>-</sup> = ±6 V I <sub>ABC</sub> = 100 μA		V <sup>+</sup> , V <sup>-</sup> = ±6 V I <sub>Q</sub> = 100 μA		V <sup>+</sup> , V <sup>-</sup> = ±0.75 V I <sub>Q</sub> = 1 μA		V <sup>+</sup> , V <sup>-</sup> = ±6 V I <sub>Q</sub> = 20 μA		V <sup>+</sup> , V <sup>-</sup> = ±0.75 V I <sub>Q</sub> = 1 μA		V <sup>+</sup> , V <sup>-</sup> = ±15 V I <sub>Q</sub> = 20 μA		V <sup>+</sup> , V <sup>-</sup> = ±12 V		V <sup>+</sup> , V <sup>-</sup> = ±15 V		V <sup>+</sup> , V <sup>-</sup> = ±15 V Dual Supply V <sup>+</sup> = 30 V Single Supply I <sub>ABC</sub> = 100 μA				
Symbol																															
<b>Static Conditions (at T<sub>A</sub> = 25°C)</b>																															
Input Offset Voltage – mV max	V <sub>IO</sub>	5	2	2	5	5	5	5	4.5	1.5 typ.	3.5	0.90 typ.	3.5	5	5	5															
Input Offset Current – nA max	I <sub>IO</sub>	600	600	1.2 typ.	14	1000	14	1000	3?	0.5 typ.	2.5	0.054 typ.	2.7	35	25	200															
Input Bias Current – nA max	I <sub>I</sub>	5000	5000	40 typ.	70	5000	70	5000	170	1.3 typ.	12	0.45 typ.	14	350	180	500															
Input Offset Voltage Temperature Coefficient – μV/°C typ.	V <sub>IO</sub> /ΔT	1.0	1.0	0.5	1.1	1.1	1.1	1.1	6	6 typ.	5 typ.	5	5 typ.	6.6	6.6	4															
Peak-to-Peak Output Voltage – V min.	V <sub>OM</sub>	24	24	28.3 typ.	24	24	10.6	10.2	10	0.30 typ.	10	0.3 typ.	27	18	23	25.95 (Dual Supply Term. 6)															
		Load Resistance (R <sub>L</sub> ) = ∞											R <sub>L</sub> = 10 kΩ	R <sub>L</sub> = 20 kΩ	–	–	–	R <sub>L</sub> = 0.5 kΩ	R <sub>L</sub> = 0.3 kΩ												
Peak-to-Peak Output Current – mA min.	I <sub>OM</sub>	0.700	0.700	0.006	0.0026	0.300	0.0026	0.300	13 Typ.	1.0 typ.	13 Typ.	1	13 Typ.	35	76	–															
Device Dissipation – mW max	P <sub>D</sub>	36	36	0.300	0.42	42	0.170	14.5	1.56	0.0015 typ.	0.30	0.0015 typ.	0.75	180	300	–															
Maximum Supply Voltage – V <sup>+</sup> , V <sup>-</sup>	V <sup>+</sup> , V <sup>-</sup>	±18	±18	±18	±16	±16	±7	±7	±7	±7	±18	±18	±18	±13	±19	‡															
Minimum Output Voltage for Single-Supply Operation (neg. gnd.) – V typ.	V <sub>O</sub>	0.6	0.6	0.5	0.050	0.100	0.050	0.100	0.7	0.7	0.7	0.7	0.7	0.05	0.05	26 @ V <sup>+</sup> = 30 (Term. 6)															
Common Mode Input Voltage Range V min	V <sub>ICR</sub>	±12	±12	+14, -14.5 typ.	+12, -12	+12, -12	+4.4, -5.1	+4.3, -5.0	±5	+0.5, -0.2 typ.	-5, +5	-0.2, +0.5 typ.	-14, +14 typ.	+3.5, -7.5	+4.7, -9.7	+12, -14 (Dual Supply)															

★ Operational Transconductance Amplifiers (OTA'S)

■ Low-noise premium version of the CA3078T that is virtually free of "popcorn" (burst) noise.

‡ Types CA3094T, CA3094AT, and CA3094BT differ only in supply-voltage rating:

- CA3094 = ± 12V dual supply, 24 single supply
- CA3094AT = ± 18V dual supply, 36 single supply
- CA3094BT = ± 22V dual supply, 44 single supply

# Typical Characteristics of Linear IC Operational Amplifiers

Features	Micropower												High-Current																		
	(OTA'S)*											Single Op. Amp.																			
	Single			Triple									CA3078AF, AS, AT	CA3033 CA3047	CA3033A CA3047A	CA3094AS, AT, BS, BT, S, T ‡															
RCA Type No.	CA3080, F, S		CA3080A, AF, AS		CA3080A, AF, AS		CA30608D		CA3060AD, BD, E		CA3060D, H						CA3078F, H, S, T CA6078AH, AS, AT †														
Characteristics	Operating Conditions	$V^+, V^- = \pm 15\text{ V}$ $I_{ABC} = 500\ \mu\text{A}$		$V^+, V^- = \pm 15\text{ V}$ $I_{ABC} = 5\ \mu\text{A}$		$V^+, V^- = \pm 15\text{ V}$ $I_{ABC} = 1\ \mu\text{A}$		$V^+, V^- = \pm 15\text{ V}$ $I_{ABC} = 100\ \mu\text{A}$		$V^+, V^- = \pm 6\text{ V}$ $I_{ABC} = 1\ \mu\text{A}$		$V^+, V^- = \pm 6\text{ V}$ $I_{ABC} = 100\ \mu\text{A}$		$V^+, V^- = \pm 6\text{ V}$ $I_Q = 100\ \mu\text{A}$		$V^+, V^- = \pm 0.75\text{ V}$ $I_Q = 1\ \mu\text{A}$		$V^+, V^- = \pm 6\text{ V}$ $I_Q = 20\ \mu\text{A}$		$V^+, V^- = \pm 0.75\text{ V}$ $I_Q = 1\ \mu\text{A}$		$V^+, V^- = \pm 15\text{ V}$ $I_Q = 20\ \mu\text{A}$		$V^+, V^- = \pm 15\text{ V}$		$V^+, V^- = \pm 15\text{ V}$ Dual Supply $V^+ = 30\text{ V}$ Single Supply $I_{ABC} = 100\ \mu\text{A}$					
	Symbol	—		—		—		—		—		—		—		—		—		—		—		—		—					
Dynamic Conditions (at $T_A = 25^\circ\text{C}$ )																															
Forward Transconductance — $\mu\text{mho}$	gm	6700		7700		—		300		30,000		300		30,000		—		—		—		—		—		—		To Term. 1			
	Min.	13,000		12,000		96 typ.		—		—		—		—		—		—		—		—		—		—		1650			
Open-Loop Voltage Gain volts/volt min.	AOL	—		—		—		—		—		—		—		—		—		—		—		—		—		20,000 (Single Supply)			
		—		—		—		—		—		—		—		—		—		—		—		—		—		86 (Single Supply)			
dB min.	—		—		—		—		—		—		—		—		—		—		—		—		—		—		—		
Slew Rate (Non-Inverting Unity Gain) — $\text{V}/\mu\text{s}$ typ.	SR	50		50		0.5		0.1		8.0		0.1		8.0		0.4		0.001 typ.		0.027		0.001		—		2.7		3.0		0.7 @ $R_L = 2\ \text{k}\Omega$ $I_{ABC} = 500\ \mu\text{A}$	
Common-Mode Rejection Ratio — dB min.	CMRR	80		80		110 typ.		80		70		80		70		80		90 typ.		80		90 typ.		80		84		93		70	
Gain-Bandwidth Product (Unity Gain Non-Inverting Comp.) MHz typ.	$f_T$ (op-amp)	3.0		3.0		3.0		3.0		3.0		3.0		0.01		0.003		200 Hz		0.003 typ.		—		0.3		0.5		—			
Special Features																															
Short Circuit Protection		yes		yes		yes		yes		yes		yes		yes		yes		yes		yes		yes		no		no		—			
Frequency Compensation		ext.		ext.		ext.		ext.		ext.		ext.		ext.		ext.		ext.		ext.		ext.		ext.		ext.		—			
Adaptable to Single-Supply Operation		yes		yes		yes		yes		yes		yes		yes		yes		yes		yes		yes		yes		yes		yes			
Offset Adjustment		no		no		no		no		no		no		yes		yes		yes		yes		yes		yes		yes		—			

★ Operational Transconductance Amplifiers (OTA'S)

■ Low-noise premium version of the CA3078T that is virtually free of "popcorn" (burst) noise.

‡ Types CA3094T, CA3094AT, and CA3094BT differ only in supply-voltage rating:

- CA3094 =  $\pm 12\text{ V}$  dual supply, 24 single supply
- CA3094AT =  $\pm 18\text{ V}$  dual supply, 36 single supply
- CA3094BT =  $\pm 22\text{ V}$  dual supply, 44 single supply

# Typical Characteristics of Linear IC Operational Amplifiers

Features	General Purpose				Wide-Band					Precision				
				Single Supply										
RCA Type No.	CA741CF, CH, CS, CT CA747CE, CF, CH, CT CA748CF, CH, CS, CT CA1458S, T <sup>•</sup> CA741F, L, S, T CA747E, F, T <sup>•</sup> CA748F, S, T <sup>•</sup> CA1558F, S, T <sup>•</sup> CA6741S, T <sup>#</sup>			CA3401E, H†	CA3008, CA3010 CA3029, CA3037	CA3008A, CA3010A CA3029A, CA3037A	CA3015, CA3016 CA3030, CA3038	CA3015A, CA3016A CA3030A, CA3038A	CA3100F, H, S, T	CA108S, T CA208S, T	CA108AS, AT CA208AS, AT	CA308H, S, T	CA308AS, AT	
Operating Conditions	V <sup>+</sup> , V <sup>-</sup> = ±15 V				V <sup>+</sup> , V <sup>-</sup> = ±6 V		V <sup>+</sup> , V <sup>-</sup> = ±12 V			V <sup>+</sup> , V <sup>-</sup> = ±15V				
Characteristics	Symbol										Typ. Values @ V <sup>+</sup> , V <sup>-</sup> = ±5 to ±15 except for AV, VO, VI which are characterized only at ±15 V			
<b>Static Conditions (at TA = 25°C)</b>														
Input Offset Voltage – mV max	V <sub>IO</sub>	6	5	–	5	2	5	2	5	2	0.5	7.5	0.5	
Input Offset Current – nA max	I <sub>IO</sub>	200	200	–	5000	1500	5000	1600	2000	0.2	0.2	1	1	
Input Bias Current – nA max.	I <sub>I</sub>	500	500	300	12,000	4000	24,000	6000	400	2	2	7	7	
Input Offset Voltage Temperature Coefficient – μV/°C typ.	V <sub>IO</sub> /ΔT	2	2	–	1.2	1.2	3.5	1.2	10	3	1	6	1	
Peak-to-Peak Output Voltage – V min.	V <sub>OM</sub>	24	24	10 @ T <sub>A</sub> = 0 to 75°C	4	4	12	12	18 @ R <sub>L</sub> = 2 kΩ	26	26	26	26	
Peak-to-Peak Output Current – mA min.	I <sub>OM</sub>	10	10	5	9 typ. at 0.5 kΩ R <sub>L</sub>	18 typ. at 0.5 kΩ R <sub>L</sub>	30 @ R <sub>L</sub> = 250Ω	–	–	–	–	–	–	
Device Dissipation – mW max	P <sub>D</sub>	85	85	–	30 typ.	30 typ.	175 typ.	175 typ.	–	18	18	24	24	
Maximum Supply Voltage – V <sup>+</sup> , V <sup>-</sup>	V <sup>+</sup> , V <sup>-</sup>	±18	±22	V <sup>+</sup> = 18	±8	±8	±16	±16	±18	±20	±20	±18	±18	
Minimum Output Voltage for Single-Supply Operation (neg. gnd.) – V typ.	V <sub>O</sub>	1.5	1.5	–	2.0	2.0	4.7	4.7	–	–	–	–	–	
Common Mode Input Voltage Range V min.	V <sub>ICR</sub>	±12	±12	–	+0.5, -4.0	+0.5, -4.0	+0.65, -8.0	+0.65, -8.0	±12	±13.5	±13.5	±14	±14	

- The characteristics values apply to each of the dual op-amps in the package.
- # Low-noise premium version of the CA741S,T that is virtually free of "popcorn" (burst) noise.
- † The characteristics values apply to each of the four operational amplifiers.

# Typical Characteristics of Linear IC Operational Amplifiers

Features	General Purpose				Wide-Band				Precision				
					Single Supply								
RCA Type No.	CA741CF, CH, CS, CT CA747CE, CF, CH, CT CA748CF, CH, CS, CT CA1458S, T	CA741F, L, S, T CA747E, F, T CA748F, S, T CA1558F, S, T CA6741S, T #	CA3401E, H †	CA3008, CA3010 CA3029, CA3037	CA3008A, CA3010A CA3029A, CA3037A	CA3015, CA3016 CA3030, CA3038	CA3015A, CA3016A CA3030A, CA3038A	CA3100F, H, S, T	CA108S, T CA208S, T	CA108AS, AT CA208AS, AT	CA308H, S, T	CA308AS, AT	
Characteristics	Operating Conditions												
	Symbol	V <sup>+</sup> , V <sup>-</sup> = ±15 V				V <sup>+</sup> , V <sup>-</sup> = ±6 V				V <sup>+</sup> , V <sup>-</sup> = ±12 V			
Dynamic Conditions (at T <sub>A</sub> = 25°C)													
Forward Transconductance— μmho	gm												
Min.		—				—				—			
Max.		—				—				—			
Open-Loop Voltage Gain volts/volt min.	AOL	R <sub>L</sub> = 2 kΩ				f = 1 kHz				f = 1 MHz			
		20,000	50,000	1000	710	710	2000	2000	60	50k	80k	25k	80k
dB min.		86	94	60	57	57	66	66	36	94	98	88	98
Slew Rate (Non-Inverting Unity Gain) — V/μs typ.	SR	0.5	0.5	0.6	3.0	3.0	7.0	7.0	25	—	—	—	—
Common Mode Rejection Ratio — dB min.	CMRR	77	77	—	70	70	80	80	76	85	96	80	96
Gain-Bandwidth Product (Unity Gain Non-Inverting Comp.) MHz typ.	f <sub>T</sub> (op-amp)	1.0	1.0	5	15	15	50	50	38	—	—	—	—
Special Features													
Short Circuit Protection		yes	yes	no	no	no	no	no	no	yes	yes	yes	yes
Frequency Compensation		int. ○	int. ○	int.	ext.	ext.	ext.	ext.	ext.	ext.	ext.	ext.	ext.
Adaptable to Single-Supply Operation		yes	yes	‡	yes	yes	yes	yes	yes	yes	yes	yes	yes
Offset Adjustment		yes	yesΔ	—	yes	yes	yes	yes	yes	no	no	no	no

- The characteristics values apply to each of the dual op-amps in the package.
- For CA748T & CA748CT external compensation is required
- △ No offset adjustment is provided for CA1458T, CA1558T, CA747CT or CA747T.
- # Low-noise premium version of the CA3741T that is virtually free of "popcorn" (burst) noise.
- † The characteristics values apply to each of the four operational amplifiers.
- ‡ Specifically designed for single-supply operation; the negative side of the common-mode input voltage range (V<sub>ICR</sub>) is almost at the same potential as the negative supply voltage.

# Linear IC Arrays

		Diode Arrays						Transistor Arrays										
		Individual	Quad Plus Two	General-Purpose				2 Transistors, 2 Zener Diodes, 1 Diode	Dual Darlington Connected	Darlington Connected Pair Plus Two Individual								
				n-p-n		p-n-p	p-n-p & n-p-n											
		CA 3019	CA 3039	CA 3081	CA 3082	CA 3083	CA 3183A	CA 3183	CA 3084	CA 3096	CA 3096A	CA 3093	CA 3036	CA 3050	CA 3051	CA 3018	CA 3018A	CA 3118A
File No.	236	343	480	481	532		482	595		533	275	361		338		532		
Page No.	118	122	126	130	166		134	141		152	158	329		160		166		
Applications	Comparator																	
	Detector	■	■		■	■	■		■	■			■	■	■	■	■	■
	Differential Amplifier				■	■	■	■	■	■	■		■	■	■	■	■	■
	Limiter	■	■		■	■	■	■	■	■					■	■	■	■
	Mixer	■	■		■	■	■	■	■	■					■	■	■	■
	Modulator	■	■		■	■	■	■	■	■					■	■	■	■
	Multivibrator	■	■		■	■	■	■	■	■					■	■	■	■
	Oscillator			■	■	■	■	■	■	■					■	■	■	■
	Schmitt Trigger				■	■	■	■	■	■								
	Sense Amplifier				■	■	■	■	■	■	■							
	Switching	■	■	■	■	■	■	■	■	■								
	Thyristor & SCR Control			■	■	■	■	■	■	■	■				■	■	■	■
	Timer																	
VHF																		
Regulator										■								
Features	High Input Resistance																	
	Balanced Input				■	■	■	■	■	■		■	■	■	■	■	■	■
	Balanced Output					■	■	■	■	■		■	■	■	■	■	■	■
	Low Noise									■	■		■					
	AGC Capability														■	■	■	■
	Multiple Unit											■	■	■	■	■	■	■
	Wide Band														■	■	■	■
Package	TYPE DESIGNATION SUFFIX LETTER (SEE NOTE 1)																	
	Flat Pack Ceramic																	
	Dual In-Line Ceramic												■					
	Dual In-Line Plastic			■	■	■	E	E	■	E	E	E		■				
	TO-5 Style Straight Lead	■	■													■	■	T
	TO-5 Style Formed Lead																	
	Frit Seal Dual-In-Line Ceramic			F	F	F												
	Chip	H	H	H	H	H	H	H	H	H	H				H			H
Beam-Lead					L			L						L				

NOTE 1: The indicated suffix letter identifies the package type for the device type number having a suffix letter; a black square is shown for a type number with no suffix letter.



## Linear IC Arrays

		Transistor Arrays						Amplifier Arrays								
		Differentially Connected Pair Plus Three Individual				Super $\beta$ Diff. Amp. Plus 3 n-p-n Trans.	1 n-p-n & 1 p-n-p/n-p-n transistors, 1 zener diode, 1 PUT* 1 SCRA (Thyristor)	COS/MOS Array 3 n-channel & 3 p-channel transistors	Dual Independent (Differential)			Three Ampl.	Four Ampl.			
		CA3045	CA3046	CA3086	CA3146A	CA3146	CA3095	CA3097	CA3600	CA3026	CA3049	CA3102	CA3054	CA3035	CA3048	CA3052
File No.		341	483	532	591	633	619	388	611	388	274	377	387			
Page No.		177	183	166	189	199	213	226	234	226	243	247	432			
Applications	Comparator															
	Detector	■	■	■	■	■	■			■	■	■	■			
	Differential Amplifier	■	■	■	■	■	■			■	■	■	■			
	Limiter									■						
	Mixer									■				■	■	
	Modulator			■			■			■	■					
	Multivibrator			■			■			■	■				■	■
	Oscillator			■			■		■	■	■					
	Schmitt Trigger			■												
	Sense Amplifier			■						■	■					
	Switching			■					■	■	■	■				
	Thyristor & SCR Control			■					■	■						
	Timer								■	■						
	VHF								■							
Regulator								■								
Features	High Input Resistance								■							
	Balanced Input	■	■	■	■	■	■			■	■					
	Balanced Output	■	■	■	■	■	■			■	■					
	Low Noise									■					■	
	AGC Capability										■	■				
	Multiple Unit	■	■	■	■	■	■			■	■	■	■		■	■
Wide Band	■	■	■	■	■	■				■	■					
Package	TYPE DESIGNATION SUFFIX LETTER (SEE NOTE 1)															
	Flat Pack Ceramic															
	Dual In-Line Ceramic	■	■	■												
	Dual In-Line Plastic				E	E	E		E		E	■			■	■
	TO-5 Style Straight Lead										■	■			■	
	TO-5 Style Formed Lead														VI	
	Frit Seal Dual-In-Line Ceramic	F														
	Chip	H			H	H	H		H		H	H	H	H	H	H
Beam-Lead	L									L	L					

NOTE 1: The indicated suffix letter identifies the package type for the device type number having a suffix letter; a black square is shown for a type number with no suffix letter.

\* Programmable Unijunction Transistor

▲ Silicon Controlled Rectifier

# Linear IC Broadband (Video) and Differential Amplifiers

		Broadband (Video) Amplifiers							Differential Amplifiers																			
		CA3002	CA3011	CA3012	CA3020	CA3020A	CA3021	CA3022	CA3023	CA3040	CA3000	CA3001	CA3004	CA3005	CA3006	CA3007	CA3026	CA3026A	CA3028B	CA3049	CA3050	CA3051	CA3053	CA3054	CA3102E			
File No.		123	128	339			243			363	288	121	294	122	124	125	126	388	382	611	361	382	388	611				
Page No.		256	262	268			276			282	288	294	300	306	313	226	318	234	329	318	226	234	318	388	234			
Applications	Voltage Regulator																											
	Comparator										■	■	■	■	■		■	■	■	■					■			
	Comparator – High Current Output																											
	Control – Relays, Heaters, LED's Lamps, etc.																											
	Detector	■	■	■													■	■	■	■	■	■	■	■	■	■		
	Differential Amplifier	■	■	■	■	■												■	■	■	■	■	■	■	■	■		
	Limiter		■	■	■	■	■	■	■																			
	Mixer	■			■	■					■	■	■	■	■	■										■		
	Modulator	■									■	■	■	■	■	■										■		
	Multivibrator																											
	Oscillator				■	■					■	■	■	■	■	■		■	■	■	■	■	■	■	■	■		
	Schmitt Trigger	■									■	■	■					■	■	■	■	■	■	■	■	■		
	Sense Amplifier	■									■	■	■					■	■	■	■	■	■	■	■	■		
	Switching				■	■												■	■	■	■	■	■	■	■	■		
	Thyristor & SCR Control																											
	Freq. Doubler, Mult., Divide, Sq. Root, Squarer																											
	Display Decoder-Driver																											
Timer																												
Features	Balanced Input	■	■	■	■	■				■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■			
	Balanced Output		■	■	■	■				■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■			
	Low Noise (1/f)																											
	Regulated Power Supply				■	■																						
	Class B Output				■	■																						
	AGC Capability	■					■	■	■	■	■	■	■	■	■	■			■	■	■	■	■	■	■			
	Multiple Unit																	■	■	■	■	■	■	■	■			
	Wide Band	■	■	■	■	■		■	■	■	■	■	■	■	■	■		■	■	■	■	■	■	■	■			
	Micropower						■																					
	Decimal Pt. Output																											
	Ripple Blanking																											
	Package	Type Designation Suffix Letter ■ = No Suffix Letter																										
		Flat Pack (FP)																										
Dual-In-Line Ceramic (DIC)																					■							
Dual-In-Line Plastic (DIP)																							■		■	E		
TO-5		■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■		
Chip		H	H	H				H			H	H	H				H	H	H		H			H	H			
Beam Lead																		L	L	L					L	L		
Frit Seal																		F	F	F				F				
TO-5 Style Dual-In-Line (DIL-CAN)																	S	S	S									

# Linear IC Power-Control Circuits, Voltage Regulators, Analog Multiplier, and Computer-Interface Circuits

		Power Control						Voltage Regulators			Computer Interface Circuits											
		Thyristor Control		Power Control Switch/Ampl.	Program-mable Compar-ator	Photo Det.	Voltage Regulators			Analog Multi-plier	Sense Ampl.	Decoder Drivers		ECCSL								
		CA3058	CA3059	CA3079	CA3097	CA3094A	CA3094B	CA3094	CA3099	CA3062	CA3085	CA3085A	CA3085B	CA3091	CA1541	CD2500E	CD2501E	CD2502E	CD2503E	CD2150 through CD2154	Read-Write Memory	
		File No.	490	633	598	620	421	491	534	536	392	308	403	409	403	409	403	403	403	403	403	
		Page No.	338	199	346	359	367	375	383	395	403	409	423	409	403	409	403	403	403	403	403	403
Applications	Voltage Regulator																					
	Comparator		■	■	■	■	■	■	■		■	■	■									
	Comparator – High Current Output		■	■	■	■	■	■	■		■	■	■									
	Control – Relays, Heaters, LED's, Lamps, Etc.		■	■	■	■	■	■	■		■	■	■									
	Detector									■					■							
	Differential Amplifier					■	■	■	■													
	Limiter																					
	Mixer					■	■	■	■						■							
	Modulator					■	■	■	■	■					■							
	Multivibrator					■	■	■	■		■											
	Oscillator					■	■	■	■													
	Schmitt Trigger					■	■	■	■	■												
	Sense Amplifier																					
	Switching						■	■	■	■		■										
	Thyristor & SCR Control		■	■	■	■	■	■	■	■		■	■	■								
	Freq. Doubler, Mult, Divide, Sq. Root, Squarer														■							
Display Decoder-Driver															■	■	■	■				
Timer					■	■	■	■	■													
Features	Balanced Input					■	■	■	■													
	Balanced Output									■												
	Low Noise (1/f)						■	■	■		■	■	■									
	Regulated Power Supply								■													
	Class B Output																					
	AGC Capability						■	■	■													
	Multiple Unit																					
	Wide Band																					
	Micropower						■	■	■	■												
	Decimal Pt. Output															■			■			
	Ripple Blanking																■		■			
	Package	Type Designation Suffix Letter ■ = No Suffix Letter																				
Flat Pack (FP)																					■	
Dual-In-Line Ceramic (DIC)		■													D	D						D
Dual-In-Line Plastic (DIP)			■	■	E				E							E	E	E	E			
TO-5						T	T	T		■	■	■	■									
Chip			H	H			H	H	H		H	H	H		H	H						
Beam Lead											L											
Frit Seal										F	F	F										
TO-5 Style Dual-In-Line (DIL-CAN)						S	S	S		S	S	S										

## Linear IC Receiver Circuits

		Audio Circuit (Stereo)			AM Rcvr. Ckts.	FM Receiver Circuits								
		Pre-Amp. 4 Chan.	Multiplex Decoder	Driver		FM IF Subsystems			FM IF Gain Blocks					
		CA3052	CA3090A	CA3094 CA3094A, B CA3088		CA3123	CA2111A	CA3089	CA3075	CA3043	CA3013, CA3014	CA3011	CA3012	CA3076
File No.	387	684	598	560	631	612	561	424	331	129	262	128	430	
Page No.	432	440	346	446	450	520	455	462	466	471	479	479	479	
Circuit Functions	Audio Driver		■											
	Audio Preamplifier	■												
	ACC													
	AFC/AFT													
	AFPC													
	AGC			■										
	Chroma Amplifier													
	Chroma Demodulator													
	Chroma Signal Processor													
	Converter													
	Detector													
	Video Amplifier													
	Sync Processor													
	IF Amplifier													
	Limiters													
Oscillator														
Tint Control														
Package	TYPE DESIGNATION SUFFIX LETTER (See Note 1)													
	Dual-In-Line Plastic	■				E	E	E						
	Quad-In-Line Plastic		Q					Q						
	TO-5 Standard Lead			T	T									
	TO-5 Formed Lead													
Chip			H						H	H		H	H	

Note 1: Where a code letter is shown (E, Q, V1), add the code letter as a suffix to the type number to identify the package (and lead configuration) option. A black square indicates no suffix code is added to the type number for that package option.

## Linear IC Receiver Circuits

		TV Receiver Circuits																				
		Remote Control	Automatic Fine-Tuning(AFT)		IF Systems				Chroma Systems					"Jungle" Circuit								
					Sound	Pix	2 Package		3 Package													
		CA3035	CA3044	CA3064	CA3041	CA3042	CA3065	CA2111A	CA3068	CA3066	CA3067	CA3070	CA3121	CA3067	CA3126	CA1398	CA3125	CA3070	CA3071	CA3072	CA3120	
File No.	Page No.	274	340	396	318	319	412	520	467	466	468	468	466	466	466	466	466	466	468	468	468	468
Page No.	Page No.	243	484	490	498	506	514	520	525	533	549	567	533	565	573	577	577	549	549	549	581	581
Circuit Functions	Audio Driver				■	■																
	Audio Pre-amplifier	■			■	■	■															
	ACC									■		■	■	■	■			■	■			
	AFC/AFT		■	■																		
	AFPC											■						■				
	AGC								■													■
	Chroma Amplifier									■							■			■		
	Chroma Demodulator										■		■	■				■			■	
	Chroma Signal Processor										■		■			■		■				
	Converter																					
	Detector		■	■		■	■	■	■				■						■			■
	Video Amplifier																			■		
	Sync Processor									■												■
	IF Amplifier		■	■		■	■	■	■													
	Limiter		■			■	■	■	■													
Oscillator																						
Tint Control											■						■					
Package	(TYPE DESIGNATION SUFFIX LETTER (See Note 1))																					
	Dual-In-Line Plastic			E				E			■	E			E	E	■	■	■	■	E	
	Quad-In-Line Plastic				■	■	■	Q	■	■	■		■	Q								
	TO-5 Standard Lead	■	■	■																		
	TO-5 Formed Lead	VI	VI																			
Chip	H																					

Note 1: Where a code letter is shown (E, Q, V1), add the code letter as a suffix to the type number to identify the package (and lead configuration) option. A black square indicates no suffix code is added to the type number for that package option.

## MOS Field-Effect (MOS/FET) Devices

		Industrial Types										Consumer Types																			
		Single-Gate					Dual-Gate	Dual-Gate Protected	Single-Gate	Dual-Gate			Dual-Gate Protected																		
		3N128	3N138	3N139	3N142	3N143	3N152	3N153	3N154	3N140	3N141	3N159	3N187	3N200	40819	40467A	40468A	40559A	40600	40601	40602	40603	40604	40673	40820	40821	40822	40823	40841		
File No.		309	283	284	286	309	314	320	335	285	285	326	436	437	463	324	323	323	333	333	333	334	334	381	464	464	465	465	489		
Page		634	639	643	648	654	659	662	667	667	675	690	698	704	681	686	686	712	712	712	720	720	745	724	724	732	732	739			
Applications	RF Amplifier, Mixer	■			■	■		■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■	■		
	Chopper		■				■																								
	General-Purpose Amplifier			■	■																■										
	Oscillator	■																													
	Low-Noise																														
Features	Low-Leakage		■																												
	High-Gain																														
	Gain-Controlled																														
	Premium-Performance																														
All MOS/FET devices are supplied in the JEDEC TO-72 package																															

# Linear IC's Direct-Replacement Guide

## Analog Devices Type No.

AD741  
AD741C

## Advanced Micro Devices Type No.

AM101T  
AM201T  
AM741T  
AM741CT  
AM747T  
AM747CT  
AM748T  
AM748CT

## Fairchild Semiconductor Type No.

LM108H  
LM108AH  
LM208H  
LM208AH  
LM308H  
LM308AH  
U5B7741312  
U5B7741393  
U5B7748312  
U5B7748393  
U5F7747312  
U5F7747393  
U6A7746394 ( $\mu$ A746)  
U6B7780394 ( $\mu$ A780)  
U6A7781394 ( $\mu$ A781)  
741HC  
741HM  
741TC  
746DC  
746PC  
748HC  
748HM  
748TC  
780DC  
780PC  
781DC  
781PC

## Intersil Type No.

ICL-101-TY  
ICL-201-TY  
ICL-741-TY  
ICL-741C-TY  
ICL-748-TY  
ICL-748C-TY  
ICL-8101-PA  
ICL-8201-PA  
ICL-8741-PA  
ICL-8741C-PA  
ICL-8748-PA  
ICL-8748C-PA

## Motorola Semiconductor Type No.

MC1328P2  
MC1357P  
MC1358P  
MC1441L  
MC1458G  
MC1458CP1  
MC1541L  
MC1558G

## RCA Direct Replacement

CA741T  
CA741CT

## RCA Direct Replacement

CA748T  
CA748T  
CA741T  
CA741CT  
CA747T  
CA747CT  
CA748T  
CA748CT

## RCA Direct Replacement

CA108T  
CA108AT  
CA208T  
CA208AT  
CA308T  
CA308AT  
CA741T  
CA741CT  
CA748T  
CA748CT  
CA747T  
CA747CT  
CA3072  
CA3070  
CA3071  
CA741CT  
CA741T  
CA741S  
CA3072  
CA3072  
CA748CT  
CA748T  
CA748CS  
CA3070  
CA3070  
CA3071  
CA3071

## RCA Direct Replacement

CA748T  
CA748T  
CA741T  
CA741CT  
CA748T  
CA748CT  
CA748S  
CA748S  
CA741S  
CA741CS  
CA748S  
CA748CS

## RCA Direct Replacement

CA3072  
CA2111AE  
CA3065  
CA1541D  
CA1458T  
CA1458S  
CA1541D  
CA1558T

## Motorola (Cont'd) Semiconductor Type No.

MC1741G  
MC1741CG  
MC1741CP1  
MC1741P2  
MC1741CP2  
MC1748G  
MC1748CG  
MC3401P

## National Semiconductor Type No.

LM101H  
LM108H  
LM108AH  
LM201H  
LM208H  
LM208AH  
LM308H  
LM308AH  
LM741H  
LM741CH  
LM741CN  
LM747H  
LM747CH  
LM747CN  
LM748H  
LM748CH  
LM748CN  
LM1458H  
LM1458N  
LM1558H  
LM2111

## Precision Monolithic Type No.

SSS108J  
SSS108AJ  
SSS208J  
SSS208AJ  
SSS308J  
SSS308AJ

## Raytheon Type No.

RC101TE  
RC741TE  
RC748TE  
RM101TE  
RM741TE  
RM748TE  
RM4558TE

## Signetics Type No.

N5558V  
N5741T  
N5741V  
N5747A  
N5748T  
N5748V  
S5558T  
S5741T  
S5748T

## Silicon General Type No.

SG101M  
SG101T  
SG108T

## RCA Direct Replacement

CA741T  
CA741CT  
CA741CS  
CA741S\*  
CA741CS\*  
CA748T  
CA748CT  
CA3401E

## RCA Direct Replacement

CA748T  
CA108T  
CA108AT  
CA748C  
CA208T  
CA208AT  
CA308T  
CA308AT  
CA741T  
CA741CT  
CA741CS  
CA747T  
CA747CT  
CA747CE  
CA748T  
CA748CT  
CA748CS  
CA1458T  
CA1458S  
CA1558T  
CA2111AE

## RCA Direct Replacement

CA108T  
CA108AT  
CA208T  
CA208AT  
CA308T  
CA308AT

## RCA Direct Replacement

CA748CT  
CA741CT  
CA748CT  
CA748T  
CA741T  
CA748T  
CA1558T

## RCA Direct Replacement

CA1458S  
CA741CT  
CA741CS  
CA747CE  
CA748CT  
CA748CS  
CA1558T  
CA741T  
CA748T

## RCA Direct Replacement

CA748S  
CA748T  
CA108T

## Silicon (Cont'd) General Type No.

SG108AT  
SG201M  
SG201T  
SG208T  
SG208AT  
SG308T  
SG308AT  
SG741M  
SG741T  
SG741CM  
SG741CT  
SG747T  
SG747CT  
SG748M  
SG748T  
SG748CM  
SG748CT

## Solitron Type No.

UC4741  
UC4741C

## Sprague Type No.


ULN2111A  
ULN2114A  
ULN2124A  
ULN2127A  
ULN2741D  
ULN2747A  
ULS2741D

## Texas Instruments Type No.

SN52108L  
SN52108AL  
SN52558L  
SN52558P  
SN52741L  
SN52741P  
SN52747L  
SN52748L  
SN52748P  
SN72308L  
SN72308AL  
SN72558L

Continued on reverse side

• Can be substituted for the corresponding 14-lead dual-in-line type by inserting device into 14-pin socket such that terminal No. 1 of the CA741 coincides with socket terminal No. 3 of the type to be replaced.



**Texas (Cont'd)  
Instruments  
Type No.**

SN72558P  
SN72741L  
SN72741P  
SN72747  
SN72748L

**RCA  
Direct  
Replacement**

CA1458S  
CA741CT  
CA741CS  
CA747CT  
CA748CT

**Texas (Cont'd)  
Instruments  
Type No.**

SN72748P  
SN76242  
SN76243  
SN76246  
SN76266

**RCA  
Direct  
Replacement**

CA748CS  
CA3070  
CA3071  
CA3072  
CA3066

**Texas (Cont'd)  
Instruments  
Type No.**

2N76267  
SN76564  
SN76665

**RCA  
Direct  
Replacement**

CA3067  
CA3064  
CA3065

**Note:** RCA types in TO-5 packages are also supplied with dual-in-line formed leads ("DIL-CAN" package) and are designated with suffix letter (S). These types are both pin and electrical direct replacements for the corresponding 8-lead "Mini-Dip" dual-in-line types.

## Linear IC New Products Program

The linear integrated circuits listed below are in development at the time of publication, and are scheduled for introduction during 1974. Additional circuits in earlier stages of development are also expected to become available prior to the reissuance of the DATABOOK. For further information concerning announcement schedules and product availability, contact your RCA representative or supplier.

### Consumer Types

Description	Similar Industry Type
RC Stereo Decoder	MC1310
FM Detector and Limiter with Voltage Regulator	ULN2136
RC Stereo Decoder with Regulator	$\mu$ A758/MC1311
5-Watt Audio Amplifier	SN76013
5-Watt Audio Amplifier	SN76023
7-Watt Audio Amplifier	TBA810S
TV Sound IF with Power Output Stage (up to 3 Watts)	—
1st and 2nd PIX-IF Amplifier and AGC Keyer	MC1352
High-Gain Dual-Gate MOS/FET	3N211

### Industrial Types

Second-Source Types (Samples\* available 1st quarter '74)

Type No.	Description	Similar Industry Type
CA101, CA101A	Operational Amplifiers	LM101, LM101A
CA107	Operational Amplifier	LM107
CA111	Voltage Comparator	LM111
CA124	Quad Operational Amplifier	LM124
CA139	Quad Comparator	LM139
CA201, CA201A	Operational Amplifiers	LM201, LM201A
CA207	Operational Amplifier	LM207
CA211	Voltage Comparator	LM211
CA224	Quad Operational Amplifier	LM224
CA239	Quad Comparator	LM239
CA301, CA301A	Operational Amplifiers	LM301, LM301A
CA307	Operational Amplifier	LM307
CA311	Voltage Comparator	LM311
CA324	Quad Operational Amplifier	LM324
CA339	Quad Comparator	LM339
CA710	Voltage Comparator	LM710
CA710C	Voltage Comparator	LM710C
CA711	Dual Voltage Comparator	LM711
CA711C	Dual Voltage Comparator	LM711C
CA723	Voltage Regulator	LM723
CA723C	Voltage Regulator	LM723C

### MINI-DIP Package Program (Samples\* available 2nd quarter '74)

Type No.	Type No.
CA741M	CA3080AM
CA741CM	CA3085M
CA748M	CA3085AM
CA748CM	CA3085BM
CA1458M	CA3094M
CA1558M	CA3094AM
CA3080M	CA3094BM

\* Because of the wide interest in new linear integrated circuits, RCA reserves the right to limit sample quantities.



# RCA LINEAR IC PACKAGES AND LEAD FORMS



8-Lead  
TO-5 "T"




10-Lead  
TO-5 "T"




12-Lead  
TO-5 "T"




8,-10, and  
12-Lead TO-5  
Formed  
(Spider) VI




8-Lead  
Dual-In-Line  
(DIL-CAN)  
"S"




8-Lead  
Dual-In-Line  
Ceramic  
Frit-Seal "F"




14-Lead Dual-In-Line  
Ceramic Frit-Seal "F"




16-Lead Dual-In-Line  
Ceramic Frit-Seal "F"




14-Lead Dual-In-Line  
Ceramic Welded-Seal  
"D"




16-Lead Dual-In-Line  
Ceramic Welded Seal  
"D"




14-Lead  
Dual-In-Line  
Plastic "E"




16-Lead  
Dual-In-Line  
Plastic "E"



14-Lead Quad-In-Line  
Plastic "Q"



16-Lead Quad-In-Line  
Plastic "Q"



20-Lead Quad-In-Line  
Plastic "Q"



14-Lead Flat Package  
Ceramic "K"

---

## **Operating Considerations for RCA Solid State Devices**

Solid state devices are being designed into an increasing variety of electronic equipment because of their high standards of reliability and performance. However, it is essential that equipment designers be mindful of good engineering practices in the use of these devices to achieve the desired performance.

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply-voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

### **GENERAL CONSIDERATIONS**

The design flexibility provided by these devices makes possible their use in a broad range of applications and under

many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces. For specific information on voltage creepage, the user should consult references such as the JEDEC Standard No. 7 "Suggested Standard on Thyristors," and JEDEC Standard RS282 "Standards for Silicon Rectifier Diodes and Stacks".

The metal shells of some solid state devices operate at the collector voltage and for some rectifiers and thyristors at the anode voltage. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

### **TESTING PRECAUTIONS**

In common with many electronic components, solid-state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

### TRANSISTORS WITH FLEXIBLE LEADS

Flexible leads are usually soldered to the circuit elements. It is desirable in all soldering operations to provide some slack or an expansion elbow in each lead, to prevent excessive tension on the leads. It is important during the soldering operation to avoid excessive heat in order to prevent possible damage to the devices. Some of the heat can be absorbed if the flexible lead of the device is grasped between the case and the soldering point with a pair of pliers.

### TRANSISTORS WITH MOUNTING FLANGES

The mounting flanges of JEDEC-type packages such as the TO-3 or TO-66 often serve as the collector or anode terminal. In such cases, it is essential that the mounting flange be securely fastened to the heat sink, which may be the equipment chassis. Under no circumstances, however, should the mounting flange be soldered directly to the heat sink or chassis because the heat of the soldering operation could permanently damage the device.

Such devices can be installed in commercially available sockets. Electrical connections may also be made by soldering directly to the terminal pins. Such connections may be soldered to the pins close to the pin seals provided care is taken to conduct excessive heat away from the seals; otherwise the heat of the soldering operation could crack the pin seals and damage the device.

During operation, the mounting-flange temperature is higher than the ambient temperature by an amount which depends on the heat sink used. The heat sink must have sufficient thermal capacity to assure that the heat dissipated in the heat sink itself does not raise the device mounting-flange temperature above the rated value. The heat sink or chassis may be connected to either the positive or negative supply.

In many applications the chassis is connected to the voltage-supply terminal. If the recommended mounting hardware shown in the data bulletin for the specific solid-state device is not available, it is necessary to use either an anodized aluminum insulator having high thermal conductivity or a mica insulator between the mounting-flange and the chassis. If an insulating aluminum washer is required, it should be drilled or punched to provide the two mounting holes for the terminal pins. The burrs should then be removed from the washer and the washer anodized. To insure that the anodized insulating layer is not destroyed during mounting, it is necessary to remove the burrs from the holes in the chassis.

It is also important that an insulating bushing, such as glass-filled nylon, be used between each mounting bolt and the chassis to prevent a short circuit. However, the insulating bushing should not exhibit shrinkage or softening under the operating temperatures encountered. Otherwise the thermal resistance at the interface between transistor and heat sink may increase as a result of decreasing pressure.

### PLASTIC POWER TRANSISTORS AND THYRISTORS

RCA power transistors and thyristors (SCR's and triacs) in molded-silicone-plastic packages are available in a wide

range of power-dissipation ratings and a variety of package configurations. The following paragraphs provide guidelines for handling and mounting of these plastic-package devices, recommend forming of leads to meet specific mounting requirements, and describe various mounting arrangements, thermal considerations, and cleaning methods. This information is intended to augment the data on electrical characteristics, safe operating area, and performance capabilities in the technical bulletin for each type of plastic-package transistor or thyristor.

### Lead-Forming Techniques

The leads of the RCA VERSAWATT in-line plastic packages can be formed to a custom shape, provided they are not indiscriminately twisted or bent. Although these leads can be formed, they are not flexible in the general sense, nor are they sufficiently rigid for unrestrained wire wrapping.

Before an attempt is made to form the leads of an in-line package to meet the requirements of a specific application, the desired lead configuration should be determined, and a lead-bending fixture should be designed and constructed. The use of a properly designed fixture for this operation eliminates the need for repeated lead bending. When the use of a special bending fixture is not practical, a pair of long-nosed pliers may be used. The pliers should hold the lead firmly between the bending point and the case, but should not touch the case.

When the leads of an in-line plastic package are to be formed, whether by use of long-nosed pliers or a special bending fixture, the following precautions must be observed to avoid internal damage to the device:

1. Restrain the lead between the bending point and the plastic case to prevent relative movement between the lead and the case.
2. When the bend is made in the plane of the lead (spreading), bend only the narrow part of the lead.
3. When the bend is made in the plane perpendicular to that of the leads, make the bend at least 1/8 inch from the plastic case.
4. Do not use a lead-bend radius of less than 1/16 inch.
5. Avoid repeated bending of leads.

The leads of the TO-220AB VERSAWATT in-line package are not designed to withstand excessive axial pull. Force in this direction greater than 4 pounds may result in permanent damage to the device. If the mounting arrangement tends to impose axial stress on the leads, some method of strain relief should be devised.

Wire wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. Soldering to the leads is also allowed. The maximum soldering temperature, however, must not exceed 275°C and must be applied for not more than 5 seconds at a distance not less than 1/8 inch from the plastic case. When wires are used for connections, care should be exercised to assure that movement of the wire does not cause movement of the lead at the lead-to-plastic junctions.

The leads of RCA molded-plastic high-power packages are not designed to be reshaped. However, simple bending of the leads is permitted to change them from a standard vertical to a standard horizontal configuration, or conversely. Bending of the leads in this manner is restricted to three 90-degree bends; repeated bendings should be avoided.

### Mounting

Recommended mounting arrangements and suggested hardware for the VERSAWATT transistors are given in the data bulletins for specific devices and in RCA Application Note AN-4124. When the transistor is fastened to a heat sink, a rectangular washer (RCA Part No. NR231A) is recommended to minimize distortion of the mounting flange. Excessive distortion of the flange could cause damage to the transistor. The washer is particularly important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate insulating bushings; however, the holes should not be larger than necessary to provide hardware clearance and, in any case, should not exceed a diameter of 0.250 inch.

Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds is specified. Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. An excellent method of avoiding this problem is to use a spacer or combination spacer-isolating bushing which raises the screw head or nut above the top surface of the plastic body. The material used for such a spacer or spacer-isolating bushing should, of course, be carefully selected to avoid "cold flow" and consequent reduction in mounting force. Suggested materials for these bushings are diallphthalate, fiberglass-filled nylon, or fiberglass-filled polycarbonate. Unfilled nylon should be avoided.

Modification of the flange can also result in flange distortion and should not be attempted. The transistor should not be soldered to the heat sink by use of lead-tin solder because the heat required with this type of solder will cause the junction temperature of the transistor to become excessively high.

The TO-220AA plastic transistor can be mounted in commercially available TO-66 sockets, such as UID Electronics Corp. Socket No. PTS-4 or equivalent. For testing purposes, the TO-220AB in-line package can be mounted in a Jetron Socket No. DC74-104 or equivalent. Regardless of the mounting method, the following precautions should be taken:

1. Use appropriate hardware.
2. Always fasten the transistor to the heat sink before the leads are soldered to fixed terminals.
3. Never allow the mounting tool to come in contact with the plastic case.
4. Never exceed a torque of 8 inch-pounds.
5. Avoid oversize mounting holes.
6. Provide strain relief if there is any probability that axial stress will be applied to the leads.

7. Use insulating bushings to prevent hot-creep problems. Such bushings should be made of diallphthalate, fiberglass-filled nylon, or fiberglass-filled polycarbonate.

The maximum allowable power dissipation in a solid state device is limited by the junction temperature. An important factor in assuring that the junction temperature remains below the specified maximum value is the ability of the associated thermal circuit to conduct heat away from the device.

When a solid state device is operated in free air, without a heat sink, the steady-state thermal circuit is defined by the junction-to-free-air thermal resistance given in the published data for the device. Thermal considerations require that a free flow of air around the device is always present and that the power dissipation be maintained below the level which would cause the junction temperature to rise above the maximum rating. However, when the device is mounted on a heat sink, care must be taken to assure that all portions of the thermal circuit are considered.

To assure efficient heat transfer from case to heat sink when mounting RCA molded-plastic solid state power devices, the following special precautions should be observed:

1. Mounting torque should be between 4 and 8 inch-pounds.
2. The mounting holes should be kept as small as possible.
3. Holes should be drilled or punched clean with no burrs or ridges, and chamfered to a maximum radius of 0.010 inch.
4. The mounting surface should be flat within 0.002 inch/inch.
5. Thermal grease (Dow Corning 340 or equivalent) should always be used on both sides of the insulating washer if one is employed.
6. Thin insulating washers should be used. (Thickness of factory-supplied mica washers range from 2 to 4 mils).
7. A lock washer or torque washer, made of material having sufficient creep strength, should be used to prevent degradation of heat sink efficiency during life.

A wide variety of solvents is available for degreasing and flux removal. The usual practice is to submerge components in a solvent bath for a specified time. However, from a reliability stand point it is extremely important that the solvent, together with other chemicals in the solder-cleaning system (such as flux and solder covers), do not adversely affect the life of the component. This consideration applies to all non-hermetic and molded-plastic components.

It is, of course, impractical to evaluate the effect on long-term transistor life of all cleaning solvents, which are marketed with numerous additives under a variety of brand names. These solvents can, however, be classified with respect to their component parts, as either acceptable or unacceptable. Chlorinated solvents tend to dissolve the outer package and, therefore, make operation in a humid atmosphere unreliable. Gasoline and other hydrocarbons cause the

inner encapsulant to swell and damage the transistor. Alcohol and unchlorinated freons are acceptable solvents. Examples of such solvents are:

1. Freon TE
2. Freon TE-35
3. Freon TP-35 (Freon PC)
4. Alcohol (isopropanol, methanol, and special denatured alcohols, such as SDA1, SDA30, SDA34, and SDA44)

Care must also be used in the selection of fluxes for lead soldering. Rosin or activated rosin fluxes are recommended, while organic or acid fluxes are not. Examples of acceptable fluxes are:

1. Alpha Reliaros No. 320-33
2. Alpha Reliaros No. 346
3. Alpha Reliaros No. 711
4. Alpha Reliafoam No. 807
5. Alpha Reliafoam No. 809
6. Alpha Reliafoam No. 811-13
7. Alpha Reliafoam No. 815-35
8. Kester No. 44

If the completed assembly is to be encapsulated, the effect on the molded-plastic transistor must be studied from both a chemical and a physical standpoint.

#### RECTIFIERS AND THYRISTORS

A surge-limiting impedance should always be used in series with silicon rectifiers and thyristors. The impedance value must be sufficient to limit the surge current to the value specified under the maximum ratings. This impedance may be provided by the power transformer winding, or by an external resistor or choke.

A very efficient method for mounting thyristors utilizing packages such as the JEDEC TO-5 and "modified TO-5" is to provide intimate contact between the heat sink and at least one half of the base of the device opposite the leads. These packages can be mounted to the heat sink mechanically with glue or an epoxy adhesive, or by soldering. Soldering to the heat sink is preferable because it is the most efficient method.

The use of a "self-jigging" arrangement and a solder preform is recommended. Such an arrangement is illustrated in RCA Publication MHI-300B, "Mounting Hardware Supplied with RCA Semiconductor Devices". If each unit is soldered individually, the heat source should be held on the heat sink and the solder on the unit. Heat should be applied only long enough to permit solder to flow freely. For more detailed thyristor mounting considerations, refer to Application Note AN3822, "Thermal Considerations in Mounting of RCA Thyristors".

#### MOS FIELD-EFFECT TRANSISTORS

Insulated-Gate Metal Oxide-Semiconductor Field-Effect Transistors (MOS FETs), like bipolar high-frequency transistors, are susceptible to gate insulation damage by the electrostatic discharge of energy through the devices. Electrostatic discharges can occur in an MOS FET if a type with an unprotected gate is picked up and the static charge, built in the handler's body capacitance, is discharged through

the device. With proper handling and applications procedures, however, MOS transistors are currently being extensively used in production by numerous equipment manufacturers in military, industrial, and consumer applications, with virtually no problems of damage due to electrostatic discharge.

In some MOS FETs, diodes are electrically connected between each insulated gate and the transistor's source. These diodes offer protection against static discharge and in-circuit transients without the need for external shorting mechanisms. MOS FETs which do not include gate-protection diodes can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs attached to the device by the vendor, or by the insertion into conductive material such as "ECCOSORB\* LD26" or equivalent. (NOTE: Polystyrene *insulating* "SNOW" is not sufficiently conductive and should not be used.)
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.

#### INTEGRATED CIRCUITS

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

#### COS/MOS (Complementary-Symmetry MOS)

##### Integrated Circuits

##### 1. Handling

All COS/MOS gate inputs have a resistor/diode gate protection network. All transmission gate inputs and all outputs have diode protection provided by inherent p-n junction diodes. These diode networks at input and output interfaces fully protect COS/MOS devices from gate-oxide failure (70 to 100 volt limit) for static discharge or signal voltage up to 1 to 2 kilovolts under most transient or low-current conditions.

Although protection against electrostatic effects is provided by built-in circuitry, the following handling precautions should be taken:

1. Soldering-iron tips and test equipment should be grounded.
2. Devices should not be inserted in non-conductive containers such as conventional plastic snow or trays.

\*Trade Mark: Emerson and Cumming, Inc.

## 2. Operating

### Unused Inputs

All unused input leads must be connected to either VSS or VDD, whichever is appropriate for the logic circuit involved. A floating input on a high-current type, such as the CD4009A, CD4010A, not only can result in faulty logic operation, but can cause the maximum power dissipation of 200 milliwatts to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed-circuit boards that may temporarily become unterminated, should have a pull-up resistor to VSS or VDD. A useful range of values for such resistors is from 0.2 to 1 megohm.

### Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than 10 milliamperes.

### Output Short Circuits

Shorting of outputs to VSS or VDD can damage many of the higher-output-current COS/MOS types, such as the CD4007A, CD4009A, and CD4010A. In general, these types can all be safely shorted for supplies up to 5 volts, but will be damaged (depending on type) at higher power-supply voltages. For cases in which a short-circuit load, such as the base of a p-n-p or an n-p-n bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation below 200 milliwatts.

For detailed COS/MOS IC Handling Considerations, refer to Application Note ICAN-6000 "Handling Considerations for MOS Integrated Circuits".

## SOLID STATE CHIPS

Solid state chips, unlike packaged devices, are non-hermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

1. Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
  - A. Storage temperature, 40°C max.
  - B. Relative humidity, 50% max.
  - C. Clean, dust-free environment.
2. The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
3. During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

# **Linear IC Operational Amplifiers**



## Linear Integrated Circuits

CA3080, CA3080S\*  
CA3080A, CA3080AS\*

### Operational Transconductance Amplifiers


#### Gateable-Gain Blocks

##### Features:

- Slew rate (unity gain, compensated): 50 V/ $\mu$ s
- Adjustable power consumption: 10  $\mu$ W to 30 mW
- Flexible supply voltage range:  $\pm 2$  V to  $\pm 15$  V
- Fully adjustable gain: 0 to  $g_m R_L$  limit
- Tight  $g_m$  spread: CA3080 (2:1), CA3080A (1.6:1)
- Extended  $g_m$  linearity: 3 decades
- Hermetic package: 8-lead TO-5 style

##### Applications:

- Sample and hold
- Multiplex
- Voltage follower
- Multiplier
- Comparator



RCA-CA3080\* and CA3080A\* are Gateable-Gain Blocks which utilize the same unique OTA (Operational Transconductance Amplifier) concept first introduced in the RCA-CA3060.

The CA3080 and CA3080A have Differential Input and a Single-Ended, Push-Pull, Class A Output. In addition, these types have an Amplifier Bias Input which may be used either for Gating or for Linear Gain Control. These types also have an High Output Impedance and their Transconductance ( $g_m$ ) is directly proportional to the Amplifier Bias Current (I<sub>ABC</sub>).

The CA3080 and CA3080A are notable for their excellent Slew Rate (50V/ $\mu$ s), which make them especially useful for

Multiplex and Fast Unity-Gain Voltage Followers. These types are especially applicable for Multiplex applications because power is only consumed when the devices are in the "ON" Channel state.

The CA3080A is rated for operation over the full military temperature range and its characteristics are specifically controlled for Sample-Hold applications in addition to the normal CA3080 functions. Fig. 21 illustrates a complete and economical Sample-Hold circuit utilizing the CA3080A and an RCA-3N138 MOS FET. This circuit provides an acquisition time of 3 microseconds.

\*Types CA3080S and CA3080AS are formed-lead (DIL-can) versions of the CA3080 and CA3080A, respectively; see page 23 for package photographs.

\*Formerly developmental type TA5816




Fig. 1 - Functional diagram of CA3080 and CA3080A.

#### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^\circ\text{C}$

DC Supply Voltage (between $V^+$ and $V^-$ terminals)	36 V
Differential Input Voltage	$\pm 5$ V
DC Input Voltage	$V^+$ to $V^-$
Input Signal Current	1 mA
Amplifier Bias Current	2 mA
Output Short-Circuit Duration*	No limitation
Device Dissipation	125 mW
Temperature Range:	
Operating	
CA3080	0 to +70 $^\circ\text{C}$
CA3080A	-55 to +125 $^\circ\text{C}$
Storage	-65 to +150 $^\circ\text{C}$
Lead Temperature (During Soldering):	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm)	
from case for 10s max.	+300 $^\circ\text{C}$

\*Short circuit may be applied to ground or to either supply.



**ELECTRICAL CHARACTERISTICS**  
**For Equipment Design**

CA3080

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS			LIMITS			UNITS
		Circuit	$V^+ = 15V, V^- = -15V$ $I_{ABC} = 500 \mu A$ $T_A = 25^\circ C$ (unless indicated otherwise)	Typical Characteristics Curves	MIN.	TYP.	MAX.	
		Fig.	Fig.	Fig.				
Input Offset Voltage	$V_{IO}$	—	$T_A = 0 \text{ to } 70^\circ C$	3	—	0.4	5	mV
Input Offset Current	$I_{IO}$	—		4	—	0.12	0.6	$\mu A$
Input Bias Current	$I_I$	—	$T_A = 0 \text{ to } 70^\circ C$	5	—	2	5	$\mu A$
Forward Transconductance (large signal)	$g_m$	—	$T_A = 0 \text{ to } 70^\circ C$	14	6700	9600	13000	$\mu mho$
Peak Output Current	$ I_{OM} $	—	$R_L = 0$ $R_L = 0, T_A = 0 \text{ to } 70^\circ C$	6	350	500	650	$\mu A$
Peak Output Voltage:								
Positive	$V_{OM}^+$	—	$R_L = \infty$	7	12	13.5	—	V
Negative	$V_{OM}^-$	—			-12	-14.4	—	
Amplifier Supply Current	$I_A$	—		8	0.8	1	1.2	mA
Device Dissipation	$P_D$	—		9	24	30	36	mW
Input Offset Voltage Sensitivity:								
Positive	$\Delta V_{IO}/\Delta V^+$	—		—	—	—	150	$\mu V/V$
Negative	$\Delta V_{IO}/\Delta V^-$	—		—	—	—	150	
Common-Mode Rejection Ratio	CMRR	—		—	80	110	—	dB
Common-Mode Input-Voltage Range	$V_{ICR}$	—		7	12 to -12	13.6 to -14.6	—	V
Input Resistance	$R_I$	—		15	10	26	—	k $\Omega$

**ELECTRICAL CHARACTERISTICS**
**Typical Values Intended Only For Design Guidance**

CA3080

Input Offset Voltage	$V_{IO}$	—	$I_{ABC} = 5 \mu A$	3	0.3		mV
Input Offset Voltage Change	$ \Delta V_{IO} $	—	Change in $V_{IO}$ between $I_{ABC} = 500 \mu A$ and $I_{ABC} = 5 \mu A$	—	0.2		mV
Peak Output Current	$I_{OM}$	—	$I_{ABC} = 5 \mu A$	6	5		$\mu A$
Peak Output Voltage:							
Positive	$V_{OM}^+$	—	$I_{ABC} = 5 \mu A$	7	13.8		V
Negative	$V_{OM}^-$	—			-14.5		
Magnitude of Leakage Current		10	$I_{ABC} = 0, V_{TP} = 0$ $I_{ABC} = 0, V_{TP} = 36V$	11	0.08		nA
Differential Input Current		12	$I_{ABC} = 0, V_{DIFF} = 4V$	13	0.008		nA
Amplifier Bias Voltage	$V_{ABC}$	—		16	0.71		V
Slew Rate:							
Maximum (uncompensated)					75		$V/\mu s$
Unity Gain (compensated)	SR	23			50		
Open-Loop Bandwidth	$BW_{OL}$	—		—	2		MHz
Input Capacitance	$C_I$	—	$f = 1 \text{ MHz}$	17	3.6		pF
Output Capacitance	$C_O$	—	$f = 1 \text{ MHz}$	17	5.6		pF
Output Resistance	$R_O$	—		18	15		M $\Omega$
Input-to-Output Capacitance	$C_{I-O}$	19	$f = 1 \text{ MHz}$	20	0.024		pF

**ELECTRICAL CHARACTERISTICS**  
**For Equipment Design**

CA3080A

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS			LIMITS			UNITS
		Circuit	$V^+ = 15\text{ V}, V^- = -15\text{ V}$ $I_{ABC} = 500\ \mu\text{A}$ $T_A = 25^\circ\text{C}$ (unless indicated otherwise)	Typical Characteristics Curves	Min.	Typ.	Max.	
		Fig.	Fig.	Fig.				
Input Offset Voltage	$V_{IO}$	—	$I_{ABC} = 5\ \mu\text{A}$ $T_A = -55\text{ to } +125^\circ\text{C}$	3	—	0.3 0.4	2 2	mV
Input Offset Voltage Change	$ \Delta V_{IO} $	—	Change in $V_{IO}$ between $I_{ABC} = 500\ \mu\text{A}$ and $I_{ABC} = 5\ \mu\text{A}$	3	—	0.1	3	mV
Input Offset Current	$I_{IO}$	—		4	—	0.12	0.6	$\mu\text{A}$
Input Bias Current	$I_I$	—	$T_A = -55\text{ to } +125$	5	—	2	5	$\mu\text{A}$
Forward Transconductance (large signal)	$g_m$	—	$T_A = -55\text{ to } +125^\circ\text{C}$	14	7700 4000	9600	12000	$\mu\text{ mho}$
Peak Output Current	$ I_{OM} $	—	$I_{ABC} = 5\ \mu\text{A}, R_L = 0$ $R_L = 0$ $R_L = 0, T_A = -55\text{ to } +125^\circ\text{C}$	6	350 300	500	650	$\mu\text{A}$
Peak Output Voltage:								
Positive	$V_{OM}^+$	—	$I_{ABC} = 5\ \mu\text{A}$		12	13.8	—	
Negative	$V_{OM}^-$	—	$R_L = \infty$	7	-12	-14.5	—	V
Positive	$V_{OM}^+$	—	$R_L = \infty$		12	13.5	—	
Negative	$V_{OM}^-$	—			-12	-14.4	—	
Amplifier Supply Current	$I_A$	—		8	0.8	1	1.2	mA
Device Dissipation	$P_D$	—		9	24	30	36	mW
Input Offset Voltage Sensitivity:								
Positive	$\Delta V_{IO}/\Delta V^+$	—		—	—	—	150	$\mu\text{ V/V}$
Negative	$\Delta V_{IO}/\Delta V^-$	—		—	—	—	150	
Magnitude of Leakage Current		10	$I_{ABC} = 0, V_{TP} = 0$ $I_{ABC} = 0, V_{TP} = 36\text{ V}$	11	—	0.08 0.3	5 5	nA
Differential Input Current		12	$I_{ABC} = 0, V_{DIFF} = 4\text{ V}$	13	—	0.008	5	nA
Common-Mode Rejection Ratio	CMRR	—		—	80	110	—	dB
Common-Mode Input-Voltage Range	$V_{ICR}$	—		7	12 to -12	13.6 to -14.6	—	V
Input Resistance	$R_I$	—		15	10	26	—	k $\Omega$

**ELECTRICAL CHARACTERISTICS**  
**Typical Values Intended Only For Design Guidance**

CA3080A

Amplifier Bias Voltage	$V_{ABC}$	—	16	0.71	V	
Slew Rate:						
Maximum (uncompensated)	SR	—	—	75	$\text{V}/\mu\text{s}$	
Unity Gain (compensated)		23	—	50		
Open-Loop Bandwidth	$BW_{OL}$	—	—	2	MHz	
Input Capacitance	$C_I$	—	$f = 1\text{ MHz}$	17	3.6	pF
Output Capacitance	$C_O$	—	$f = 1\text{ MHz}$	17	5.6	pF
Output Resistance	$R_O$	—	—	18	15	M $\Omega$
Input-to-Output Capacitance	$C_{I-O}$	19	$f = 1\text{ MHz}$	20	0.024	pF




Fig. 2 - Schematic diagram for CA3080 and CA3080A.

Typical Characteristics Curves for the CA3080 and CA3080A




Fig. 3 - Input offset voltage vs. amplifier bias current.




Fig. 4 - Input offset current vs. amplifier bias current.

Typical Characteristics Curves for the CA3080 and CA3080A




Fig. 5 - Input bias current vs. amplifier bias current.




Fig. 6 - Peak output current vs. amplifier bias current.




Fig. 7 - Peak output voltage vs. amplifier bias current.




Fig. 8 - Amplifier supply current vs. amplifier bias current.

Typical Characteristics Curves and Test Circuits for the CA3080 and CA3080A






Fig. 9 - Total power dissipation vs. amplifier bias current.




92CS-17595

Fig. 10 - Leakage current test circuit.




92CS-17596

Fig. 11 - Leakage current vs. temperature.




92CS-17597

Fig. 12 - Differential input current test circuit.



92CS-17598

Fig. 13 - Input current vs. input differential voltage.



92CS-17599

Fig. 14 - Transconductance vs. amplifier bias current.

Typical Characteristics Curves and Test Circuits for the CA3080 and CA3080A




Fig. 15 - Input resistance vs. amplifier bias current.




Fig. 16 - Amplifier bias voltage vs. amplifier bias current.




Fig. 17 - Input and output capacitance vs. amplifier bias current.






Fig. 18 - Output resistance vs. amplifier bias current.




92CS-17604

Fig. 19 - Input-to-output capacitance test circuit.




92CS-17605

Fig. 20 - Input-to-output capacitance vs. supply voltage.




92CS-17606



92CS-17607

Fig. 21 - Schematic diagram of the CA3080A in a sample-and-hold configuration.

Fig. 22 - Schematic diagram of the CA3080 in a two-channel multiplex configuration.



92CS-17664





Fig. 23 - Schematic diagram of the CA3080 and CA3080A in a unity-gain voltage follower configuration and associated waveform.

Dimensional Outline 8-Lead Package JEDEC MO-002-AL



92CS-19431

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0.125	0.160		3.18	4.06
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
J	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
e	45° TP			45° TP	
N	8		6	8	
N <sub>1</sub>	3		5	3	


NOTES

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70mm).
4. Measure from Max. φD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits

CA3060AD CA3060BD  
CA3060D CA3060E



## Operational Transconductance Amplifier Arrays

### APPLICATIONS

- For low power conventional operational amplifier applications
- Active filters
- Comparators
- Gytrators
- Mixers
- Modulators
- Multiplexers
- Multipliers
- Strobing and gating functions
- Sample and hold functions

### FEATURES

- Low power consumption — as low as 100  $\mu$ W per amplifier

RCA-CA3060AD, CA3060BD, CA3060D, and CA3060E, monolithic integrated circuits, are arrays of three independent Operational Transconductance Amplifiers. This type of amplifier is a new circuit concept that has the generic characteristics of an operational voltage amplifier with the exception that the forward gain characteristic is best described by transconductance rather than voltage gain (open-loop voltage gain is the product of the transconductance and the load resistance,  $g_m R_L$ ). When operated into a suitable load resistor and with provisions for feedback, these amplifiers are well suited for a wide variety of operational-amplifier and related applications. In addition, the extremely high output impedance makes these types particularly well suited for service in active filters.

The three amplifiers in the CA3060 family are identical push-pull Class A types which can be independently biased to achieve a wide range of characteristics for specific applications. The electrical characteristics of each amplifier are a function of the amplifier bias current ( $I_{ABC}$ ). This feature offers the system designer maximum flexibility with regard to output current capability, power consumption, slew rate, input resistance, input bias current, and input offset current. The linear variation of the parameters with respect to bias and the ability to maintain a constant dc level between input and output of each amplifier also makes the CA3060 suitable for a variety of non-linear applications such as mixers, multipliers, and modulators.

In addition; the types in the CA3060 family incorporate a unique Zener diode regulator system that permits current regulation below supply voltages normally associated with such systems.

- Independent biasing for each amplifier
- High forward transconductance
- Programmable range of input characteristics
- Low input bias and input offset current
- High input and output impedance
- No effect on device under output short-circuit conditions
- Zener diode bias regulator

Generic applications of the OTA are described in ICAN-6668, Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers.

The CA3060AD, CA3060BD, and CA3060D are supplied in a hermetic 16-lead dual-in-line ceramic package which can be operated over the full military temperature range,  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The CA3060E is supplied in a 16-lead dual-in-line plastic package and is operational from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .




Fig. 1—Functional block diagram for each type in the CA3060 family.



**MAXIMUM RATINGS, Absolute Maximum Values at  $T_A = 25^\circ\text{C}$**

DC Supply Voltage (between  $V^+$  and  $V^-$  terminals):  
 CA3060AD, CA3060BD, CA3060E ..... 36V ( $\pm 18\text{V}$ )  
 CA3060D ..... 14V ( $\pm 7\text{V}$ )

Differential Input Voltage (each amplifier):  
 CA3060AD, CA3060BD, CA3060E .....  $\pm 5\text{V}$   
 CA3060D .....  $\pm 5\text{V}$

DC Input Voltage .....  $V^+$  to  $V^-$

Input Signal Current (each amplifier of each type): .....  $\pm 1\text{ mA}$

Amplifier Bias Current (each amplifier of each type) ..... 2 mA

Bias Regulator Input Current ..... -5 mA


Output Short-Circuit Duration\* ..... No limitation

Device Dissipation:  
 Total Package of each type up to  $T_A = 75^\circ\text{C}$  ..... 490 mW  
 Above  $T_A = 75^\circ\text{C}$  ..... Derate linearly 6.67 mW/ $^\circ\text{C}$

Temperature Range:  
 Operating —  
 CA3060AD, CA3060BD, CA3060D ..... -55 to  $+125^\circ\text{C}$   
 CA3060E ..... -40 to  $+85^\circ\text{C}$   
 Storage —  
 CA3060AD, CA3060BD, CA3060D,  
 CA3060E ..... -65 to  $+150^\circ\text{C}$

Lead Temperature (During Soldering):  
 At distance 1/16  $\pm$  1/32 in. (1.59  $\pm$  0.79 mm)  
 from case for 10s max .....  $+300^\circ\text{C}$

\*Short circuit may be applied to ground or to either supply.



- Δ INVERTING INPUT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 13, 12 AND 4, RESPECTIVELY
- O NON-INVERTING INPUT OF AMPLIFIERS 1, 2, AND 3 IS TERMINAL Nos. 14, 11, AND 5, RESPECTIVELY
- \* OUTPUT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 16, 9, AND 7, RESPECTIVELY
- AMPLIFIER BIAS CURRENT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 15, 10, AND 6, RESPECTIVELY

NOTE: A complete schematic diagram of the OTA is shown on Page 6

92CS-15860R1

Fig.2—Simplified schematic diagram showing bias regulator and one operational transconductance amplifier for each type of the CA3060 family.




Fig.3—Input offset voltage vs. amplifier bias current.




Fig.4—Input offset current vs. amplifier bias current.

**ELECTRICAL CHARACTERISTICS (CA3060D)**

For each amplifier at  $T_A = 25^\circ\text{C}$ ,  $V^+ = 6\text{ V}$ ,  $V^- = -6\text{ V}$

CHARACTERISTIC	SYMBOL	TYPICAL CHARACTERISTICS CURVES Fig.	LIMITS									UNITS
			Amplifier Bias Current									
			$I_{ABC} = 1\ \mu\text{A}$			$I_{ABC} = 10\ \mu\text{A}$			$I_{ABC} = 100\ \mu\text{A}$			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
<b>STATIC CHARACTERISTICS</b>												
Input Offset Voltage	$V_{IO}$	3	-	1	5	-	1	5	-	1	5	mV
Input Offset Current	$I_{IO}$	4	-	3	14	-	30	100	-	250	1000	nA
Input Bias Current	$I_{IB}$	5a, b	-	33	70	-	300	550	-	2500	5000	nA
Peak Output Current	$I_{OM}$	6a, b	1.3	2.3	-	15	26	-	150	240	-	$\mu\text{A}$
Peak Output Voltage:												
Positive	$V_{OM}^+$	7	4.6	5	-	4.5	4.8	-	4.5	4.7	-	V
Negative	$V_{OM}^-$		5.8	5.95	-	5.8	5.95	-	5.7	5.9	-	
Amplifier Supply Current (each amplifier)	$I_A$	8a, b	-	8.5	14	-	85	120	-	850	1200	$\mu\text{A}$
Power Consumption (each amplifier)	P	-	-	0.10	0.17	-	1	1.45	-	10	14.5	mW
Input Offset-Voltage Sensitivity <sup>■</sup> :												
Positive	$\Delta V_{IO}/\Delta V^+$	-	-	1.5	120	-	2	120	-	2	120	$\mu\text{V/V}$
Negative	$\Delta V_{IO}/\Delta V^-$		-	20	120	-	20	120	-	30	120	
Amplifier Bias Voltage*	$V_{ABC}$	9	-	0.54	-	-	0.60	-	-	0.66	-	V
<b>DYNAMIC CHARACTERISTICS (at 1 kHz unless specified otherwise)</b>												
Forward Transconductance (large signal)	g <sub>21</sub>	10a, b	0.3	1.55	-	3	18	-	30	102	-	mmho
Common-Mode Rejection Ratio	CMRR	-	70	110	-	70	110	-	70	90	-	dB
Common-Mode Input-Voltage Range	$V_{ICR}$	-	4.4 to -5.1 min. 4.7 to -5.3 typ.			4.3 to -5 min. 4.6 to -5.2 typ.			4.3 to -5 min. 4.6 to -5.2 typ.			V
Slew Rate (Test ckt., Fig. 13)	SR	-	-	0.1	-	-	1	-	-	8	-	V/ $\mu\text{s}$
Open-Loop (g <sub>21</sub> ) Bandwidth	BW <sub>OL</sub>	11	-	20	-	-	45	-	-	110	-	kHz
Input Impedance Components:												
Resistance	$R_I$	12	800	1600	-	90	170	-	10	20	-	k $\Omega$
Capacitance at 1 MHz	$C_I$	-	-	2.7	-	-	2.7	-	-	2.7	-	pF
Output Impedance Components:												
Resistance	$R_O$	14	-	200	-	-	20	-	-	2	-	M $\Omega$
Capacitance at 1 MHz	$C_O$	-	-	4.5	-	-	4.5	-	-	4.5	-	pF
<b>ZENER BIAS REGULATOR CHARACTERISTICS (at <math>T_A = 25^\circ\text{C}</math>, <math>I_2 = 0.1\text{ mA}</math>)</b>												
Voltage	$V_Z$	15	Temp. Coeff. = 3 mV/ $^\circ\text{C}$			MIN.	TYP.	MAX.				
						6.2	6.7	7.9				V
Impedance	$Z_Z$	-				200	300				$\Omega$	

\* Temperature-Coefficient: -2.2 mV/ $^\circ\text{C}$  (at  $V_{ABC} = 0.54\text{ V}$ ,  $I_{ABC} = 1\ \mu\text{A}$ ); -2.1 mV/ $^\circ\text{C}$  (at  $V_{ABC} = 0.60\text{ V}$ ,  $I_{ABC} = 10\ \mu\text{A}$ ); -1.9 mV/ $^\circ\text{C}$  (at  $V_{ABC} = 0.66\text{ V}$ ,  $I_{ABC} = 100\ \mu\text{A}$ )

■ Conditions for Input Offset Voltage and Supply Sensitivity:

(a) Bias current derived from the regulator with an appropriate resistor connected from terminal No. 1 to the bias terminal on the amplifier under test ---

$V^+$  is reduced to 5 volts for  $V^+$  sensitivity

$V^-$  is reduced to -5 volts for  $V^-$  sensitivity

(b)  $V^+$  sensitivity in  $\mu\text{V/V} = \frac{\text{Voffset} - \text{Voffset for } +5\text{ V and } -6\text{ V supplies}}{1\text{ volt}}$

$V^-$  sensitivity in  $\mu\text{V/V} = \frac{\text{Voffset} - \text{Voffset for } -5\text{ V and } +6\text{ V supplies}}{1\text{ volt}}$

**ELECTRICAL CHARACTERISTICS (CA3060AD, CA3060BD, CA3060E)**

For each amplifier at  $T_A = 25^\circ\text{C}$ ,  $V^+ = 15\text{ V}$ ,  $V^- = -15\text{ V}$

CHARACTERISTIC	SYMBOL	TYPICAL CHARACTERISTICS CURVE Fig.	LIMITS									UNITS
			Amplifier Bias Current									
			$I_{ABC} = 1\ \mu\text{A}$			$I_{ABC} = 10\ \mu\text{A}$			$I_{ABC} = 100\ \mu\text{A}$			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
CA3060BD						CA3060AD			CA3060BD		CA3060E	
<b>STATIC CHARACTERISTICS</b>												
Input Offset Voltage	$V_{IO}$	3	—	1	5	—	1	5	—	1	5	mV
Input Offset Current	$I_{IO}$	4	—	3	14	—	30	100	—	250	1000	nA
Input Bias Current	$I_{IB}$	5a,b	—	33	70	—	300	550	—	2500	5000	nA
Peak Output Current	$I_{OM}$	6a,b	1.3	2.3	—	15	26	—	150	240	—	$\mu\text{A}$
Peak Output Voltage:												
Positive	$V_{OM}^+$	7	12	13.6	—	12	13.6	—	12	13.6	—	V
Negative	$V_{OM}^-$		12	14.7	—	12	14.7	—	12	14.7	—	
Amplifier Supply Current (each amplifier)	$I_A$	8a,b	—	8.5	14	—	85	120	—	850	1200	$\mu\text{A}$
Power Consumption (each amplifier)	P	—	—	0.26	0.42	—	2.6	3.6	—	26	36	mW
Input Offset-Voltage Sensitivity <sup>■</sup> :												
Positive	$\Delta V_{IO} / \Delta V^+$	—	—	1.5	150	—	2	150	—	2	150	$\mu\text{V/V}$
Negative	$\Delta V_{IO} / \Delta V^-$		—	20	150	—	20	150	—	30	150	
Amplifier Bias Voltage*	$V_{ABC}$	9	—	0.54	—	—	0.60	—	—	0.66	—	V
<b>DYNAMIC CHARACTERISTICS (at 1 kHz unless specified otherwise)</b>												
Forward Transconductance (large signal)	$g_{21}$	10a,b	0.3	1.55	—	3	18	—	30	102	—	mmho
Common-Mode Rejection Ratio	CMRR	—	70	110	—	70	110	—	70	90	—	dB
Common-Mode Input Voltage Range	$V_{ICR}$	—	+12 to -12 min. +13 to -14 typ.			+12 to -12 min. +13 to -14 typ.			+12 to -12 min. +13 to -14 typ.			V
Slew Rate (Test ckt., Fig. 13)	SR	—	—	0.1	—	—	1	—	—	8	—	$\text{V}/\mu\text{s}$
Open-Loop ( $g_{21}$ ) Bandwidth	$BW_{OL}$	11	—	20	—	—	45	—	—	110	—	kHz
Input Impedance Components:												
Resistance	$R_i$	12	800	1600	—	90	170	—	10	20	—	$\text{k}\Omega$
Capacitance at 1 MHz	$C_i$	—	—	2.7	—	—	2.7	—	—	2.7	—	pF
Output Impedance Components:												
Resistance	$R_o$	14	—	200	—	—	20	—	—	2	—	$\text{M}\Omega$
Capacitance at 1 MHz	$C_o$	—	—	4.5	—	—	4.5	—	—	4.5	—	pF
<b>ZENER BIAS REGULATOR CHARACTERISTICS (at <math>T_A = 25^\circ\text{C}</math>, <math>I_Z = 0.1\text{ mA}</math>)</b>												
Voltage	$V_Z$	15	Temp. Coeff. = $3\text{ mV}/^\circ\text{C}$			MIN.	TYP.	MAX.				V
Impedance	$Z_Z$	—				6.2	6.7	7.9				$\Omega$

\* Temperature-Coefficient;  $-2.2\text{ mV}/^\circ\text{C}$  (at  $V_{ABC} = 0.54\text{ V}$ ,  $I_{ABC} = 1\ \mu\text{A}$ );  $-2.1\text{ mV}/^\circ\text{C}$  (at  $V_{ABC} = 0.060\text{ V}$ ,  $I_{ABC} = 10\ \mu\text{A}$ );  $-1.9\text{ mV}/^\circ\text{C}$  (at  $V_{ABC} = 0.66\text{ V}$ ,  $I_{ABC} = 100\ \mu\text{A}$ )  
 ■ Conditions for Input Offset Voltage and Supply Sensitivity:  
 (a) Bias current derived from the regulator with an appropriate resistor connected from terminal No. 1 to the bias terminal on the amplifier under test ...

$V^+$  is reduced to 13 volts for  $V^+$  sensitivity  
 $V^-$  is reduced to -13 volts for  $V^-$  sensitivity  
 (b)  $V^+$  sensitivity in  $\mu\text{V/V} = \frac{V_{\text{offset}} - V_{\text{offset}} \text{ for } +13\text{ V and } -15\text{ V supplies}}{1\text{ volt}}$   
 $V^-$  sensitivity in  $\mu\text{V/V} = \frac{V_{\text{offset}} - V_{\text{offset}} \text{ for } -13\text{ V and } +15\text{ V supplies}}{1\text{ volt}}$




Fig. 5a—Input bias current vs. amplifier bias current




Fig. 5b—Input bias current vs. ambient temperature.




Fig. 6a—Peak output current vs. amplifier bias current.




Fig. 6b—Peak output current vs. ambient temperature.




Fig. 7—Peak output voltage vs. amplifier bias current.




Fig. 8a—Amplifier supply current (each amplifier) vs. amplifier bias current.




Fig.8b—Amplifier supply current (each amplifier) vs. ambient temperature.




Fig.9—Amplifier bias voltage vs. amplifier bias current.




Fig.10a—Forward transconductance vs. amplifier bias current.




Fig.10b—Forward transconductance vs. ambient temperature.




Fig.11—Forward transconductance vs. frequency.





Fig.12—Input resistance vs. amplifier bias current.



92CS-15855R1

$V_Z$  is measured between terminals 1 and 8.


$V_{ABC}$  is measured between terminals 15 and 8.

$$R_Z = \frac{[(V^+) \cdot (V^-) - 0.7]}{I_2}, \quad R_{ABC} = \frac{V_Z \cdot V_{ABC}}{I_{ABC}}$$

Supply Voltage: for both  $\pm 6$  V and  $\pm 15$  V.


TYPICAL SLEW RATE TEST CIRCUIT PARAMETERS								
$I_{ABC}$	SLEW RATE	$I_2$	$R_{ABC}$	$R_S$	$R_F$	$R_B$	$R_C$	$C_C$
$\mu A$	V/ $\mu s$	$\mu A$	ohms				$\mu F$	
100	8	200	62 k	100k	100k	51k	100	0.02
10	1	200	620k	1M	1M	510k	1k	0.005
1	0.1	2	6.2M	10M	10M	5.1M	$\infty$	0

Fig.13—Slew rate test circuit for amplifier No. 1 of CA3060.



92CS-19620

Fig.14—Output resistance vs. amplifier bias current.



92CS-19619

Fig.15—Bias regulator voltage vs. bias regulator current.

**OPERATING CONSIDERATIONS**

The CA3060 consists of three operational amplifiers similar in form and application to conventional operational amplifiers but sufficiently different from the standard operational amplifier (op-amp) to justify some explanation of their characteristics. The amplifiers incorporated in the CA3060 are best described by the term Operational Transconductance Amplifier (OTA). The characteristics of an ideal OTA are similar to those of an ideal op-amp except that the OTA has an extremely high output impedance. Because of this inherent characteristic the output signal is best defined in terms of current which is proportional to the difference between the voltages of the two input terminals. Thus, the transfer characteristic is best described in terms of transconductance rather than voltage gain. Other than the difference given above, the characteristics tabulated on pages 3 and 4 of this data bulletin are similar to those of any typical op-amp.

The OTA circuitry incorporated in the CA3060 (See Fig. 16) provides the equipment designer with a wider variety of

circuit arrangements than does the standard op-amp; because as the curves in the data bulletin indicate, the user may select the optimum circuit conditions for a specific application simply by varying the bias conditions of each amplifier. If low power consumption, low bias, and low offset current, or high input impedance are primary design requirements, then low current operating conditions may be selected. On the other hand, if operation into a moderate load impedance is the primary consideration, then higher levels of bias may be used.

**Bias Considerations for Op-Amp Applications**

The operational transconductance amplifiers allow the circuit designer to select and control the operating conditions of the circuit merely by the adjustment of the input bias current  $I_{ABC}$ . This enables the designer to have complete control over transconductance, peak output current and total power consumption independent of supply voltage.




Fig. 16—Complete schematic diagram showing bias regulator and one of the three operational transconductance amplifiers.

In addition, the high output impedance makes these amplifiers ideal for applications where current summing is involved.

The design of a typical operational amplifier circuit (See Fig. 17) would proceed as follows:




Fig. 17—20-dB amplifier using the CA3060.

**Circuit Requirements**

- Closed loop voltage gain = 10 (20 dB)
- Offset voltage adjustable to zero
- Current drain as low as possible
- Supply voltage = ±6 V
- Maximum input voltage = ±50 mV
- Input resistance = 20 kΩ
- Load resistance = 20 kΩ
- Device: CA3060

**Calculation**

1. Required transconductance  $g_{21}$ .

Assume that the open loop gain  $A_{OL}$  must be at least ten times the closed loop gain. Therefore, the forward transconductance required is given by

$$g_{21} = A_{OL}/R_L$$

$$= 100/18 \text{ k}\Omega$$

$$\cong 5.5 \text{ mmho}$$

( $R_L = 20 \text{ k}\Omega$  in parallel with  $200 \text{ k}\Omega$ )

$$\cong 18 \text{ k}\Omega$$

2. Selection of suitable amplifier bias current.

The amplifier bias current is selected from the minimum value curve of transconductance (Fig. 10a) to assure that the amplifier will provide sufficient gain. For the required  $g_{21}$  of 5.5 mmho an amplifier bias current  $I_{ABC}$  of  $20 \mu\text{A}$  is suitable.

3. Determination of Output Swing Capability.

For a loop gain of 10 the output swing is  $\pm 0.5 \text{ V}$  and the peak load current  $25 \mu\text{A}$ . However, the amplifier must also supply the necessary current through the feedback resistor and for  $R_S = 20 \text{ k}\Omega$  than  $R_F = 200 \text{ k}\Omega$  if  $A_{OL} = 10$ . Therefore, the feedback loading =  $0.5/200 \text{ k}\Omega = 2.5 \mu\text{A}$ .

The total amplifier current output requirements are, therefore,  $\pm 27.5 \mu\text{A}$ . Referring to the data given in Fig. 6a we see that for an amplifier bias current of  $20 \mu\text{A}$  the amplifier output current is  $\pm 40 \mu\text{A}$ . This is obviously adequate and it is not necessary to change the amplifier bias current  $I_{ABC}$ .

4. Calculation of bias resistance.

For minimum supply current drain the amplifier bias current  $I_{ABC}$  should be fed directly from the supplies and not from the bias regulator. The value of the resistor  $R_{ABC}$  may be directly calculated using Ohm's law.

$$R_{ABC} = \frac{V_{SUP} - V_{ABC}}{I_{ABC}}$$

$$R_{ABC} = \frac{12 - 0.63}{20 \times 10^{-6}}$$

$$= 568.5 \text{ k}\Omega \text{ or } \approx 560 \text{ k}\Omega$$

5. Calculation of offset adjustment circuit.

In order to reduce the loading effect of the offset adjustment circuit on the power supply, the offset control should be arranged to provide the necessary offset current. The source resistance of the non-inverting input is made equal to the source resistance of the inverting input.

$$\text{i.e. } \frac{20 \times 200 \times 10^6 \text{ ohms}}{220 \times 10^3} \approx 18 \text{ k}\Omega$$

Because the maximum offset voltage is 5 mV and an additional increment due to the offset current (Fig. 4) flowing through the source resistance

(i.e.  $200 \times 10^{-9} \times 18 \times 10^3$  volts), therefore,

the Offset Voltage Range = 5 mV + 3.6 mV =  $\pm 8.6$  mV

The current necessary to provide this offset is

$$\frac{8.6 \times 10^{-3}}{18 \times 10^3} \text{ or } 0.48 \mu\text{A}$$

With a supply voltage of  $\pm 6$  V, this current can be provided by a 10 M $\Omega$  resistor. However, the stability of such a resistor is often questionable and a more reliable value of 2.2 M $\Omega$  was used in the final circuit.

**OTHER CONSIDERATIONS**

**Capacitance Effects**

The CA3060 is designed to operate at such low power levels that high impedance circuits must be employed. In designing such circuits, particularly feedback amplifiers, stray circuit capacitance must always be considered because of its adverse effect on frequency response and stability. For example a 10-k $\Omega$  load with a stray capacitance of 15 pF has a time constant of 1 MHz. Fig. 18 illustrates how a 10-k $\Omega$  15-pF load modifies the frequency characteristic.




Fig.18—Effect of capacitive loading on frequency response.

Capacitive loading also has an effect on slew rate; because the peak output current is established by the amplifier bias current,  $I_{ABC}$  (see Fig. 6a), the maximum slew rate is limited to the maximum rate at which the capacitance can be charged by the  $I_{OM}$ . Therefore,

$$SR = dV/dt = I_{OM}/C_L$$

where  $C_L$  is the total load capacitance including strays. This relationship is shown graphically in Fig. 19. When measuring slew rate for this data bulletin, care was taken to keep the total capacitive loading to 13 pF.

**Phase Compensation**

In many applications phase compensation will not be required for the amplifiers of the CA3060. When needed, compensation may easily be accomplished by a simple RC network at the input of the amplifier as shown in Fig. 13. The values given in Fig. 13 provide stable operation for the critical unity gain condition, assuming that capacitive loading on the output is 13 pF or less. Input phase compensation is recommended in order to maintain the highest possible slew rate.

In applications such as integrators, two OTAs may be cascaded to improve current gain. Compensation is best accomplished in this case with a shunt capacitor at the output of the first amplifier. The high gain following compensation assures a high slew rate.

**APPLICATIONS**

Having determined the operating points of the CA3060 amplifiers, they can now function in the same manner as conventional op-amps, and thus, are well suited for most op-amp applications, including inverting and non-inverting amplifiers, integrators, differentiators, summing amplifiers etc.

**TRI-LEVEL COMPARATOR**

Tri-level comparator circuits are an ideal application for the CA3060 since it contains the requisite three amplifiers. A tri-level comparator has three adjustable limits. If either the upper or lower limit is exceeded, the appropriate output is activated until the input signal returns to a selected intermediate limit. Tri-level comparators are particularly suited to many industrial control applications.




Fig.19—Effect of load capacitance on slew rate.



**Circuit Description**

Fig. 20 shows the block diagram of a tri-level comparator using the CA3060. Two of the three amplifiers are used to compare the input signal with the upper-limit and lower-




Fig.20—Functional block diagram of a tri-level comparator.

limit reference voltages. The third amplifier is used to compare the input signal with a selected value of intermediate-limit reference voltage. By appropriate selection or resistance ratios this intermediate-limit may be set to any voltage between the upper-limit and lower-limit values. The output of the upper-limit and lower-limit comparator sets the corresponding upper or lower-limit flip-flop. The activated flip-flop retains its state until the third comparator (intermediate-limit) in the CA3060 initiates a reset function, thereby indicating that the signal voltage has returned to the intermediate-limit selected. The flip-flops employ two CA3086 transistor-array IC's, with circuitry to provide separate "SET" and "POSITIVE OUTPUT" terminals.

The circuit diagram of a tri-level comparator appears in Fig. 21. Power is provided for the CA3060 via terminals 3 and 8 by  $\pm 6$ -volt supplies and the built-in regulator provides amplifier-bias-current ( $I_{ABC}$ ) to the three amplifiers via terminal 1. Lower-limit and upper-limit reference voltages are selected by appropriate adjustment of potentiometers R1 and R2, respectively. When resistors R3 and R4 are equal in value (as shown), the intermediate-limit reference voltage is automatically established at a value midway between the lower-limit and upper-limit values. Appropriate variation of resistors R3 and R4 permits selection of other values of intermediate-limit voltages. Input signal ( $E_S$ ) is applied to the three comparators via terminals 5, 12, and 14. The "SET" output lines trigger the appropriate flip-flop whenever the input signal reaches a limit value. When the input signal returns to an intermediate-value, the common flip-flop "RESET" line is energized. The loads in the circuits, shown in Fig. 21 are 5-V, 25-mA lamps.

**Active Filters — Using the CA3060 as a Gyrator**

The high output impedance of the OTAs makes the CA3060 ideally suited for use as a gyrator in active filter applications. Fig. 22 shows two OTAs of the CA3060 connected as a gyrator in an active filter circuit. The OTAs in this circuit can make a  $3\text{-}\mu\text{F}$  capacitor function as a floating 10-kilohm inductor across Terminals A and B. The measured Q of 13 (at a frequency of 1 Hz) of this inductor compares favorably with a calculated Q of 16. The 20-kilohm to 2-megohm attenuators in this circuit extend the dynamic range of the OTA by a factor of 100. The 100-kilohm potentiometer, across  $V^+$  and  $V^-$ , tunes the inductor by varying the  $g_{21}$  of the OTAs, thereby changing the gyration resistance.




Fig.21—Tri-level comparator circuit.




Fig.22—Two operational transconductance amplifiers of the CA3060 connected as a gyrator in an active filter circuit.




Fig.23—Three-channel multiplexer.

**THREE CHANNEL MULTIPLEXER**

Fig. 23 shows a schematic of a three channel multiplexer using a single CA3060 and a 3N138 MOS/FET as a buffer and power amplifier.

When the CA3060 is connected as a high-input impedance voltage follower, and strobe "ON," each amplifier is activated and the output swings to the level of the input of that amplifier. The cascade arrangement of each CA3060 amplifier with the MOS/FET provides an open loop voltage gain in excess of 100 dB, thus assuring excellent accuracy in the voltage follower mode with 100% feedback.

Operation at ±6 volts is also possible with several minor changes. First, the resistance in series with amplifier bias

current ( $I_{ABC}$ ) terminal of each amplifier should be decreased to maintain 100 μA of strobe—"ON" current at this lower supply voltage. Second, the drain resistance for the MOS/FET should be decreased to maintain the same value of source current. The low cost dual-gate protected MOS/FET, RCA-40841, may be used when operating at the low supply voltage.

The phase compensation network consists of a single 390Ω resistor and a 1000-pF capacitor, located at the interface of the CA3060 output and the MOS/FET gate. The bandwidth of the system is 1.5 MHz and the slew rate is 0.3 volts/μsec. The system slew rate is directly proportional to the value of the phase compensation capacitor. Thus, with higher gain settings where lower values of phase compensation capacitors are possible, the slew rate is proportionally increased.

**NON LINEAR APPLICATIONS**

**AM Modulator (Two-Quadrant Multiplier)**

Fig. 24 shows Amplifier No. 3 of the CA3060 used in an AM modulator or 2-quadrant multiplier circuit. When modulation is applied to the amplifier bias input, Terminal B, and the carrier frequency to the differential input, Terminal A, the waveform, shown in Fig. 24, is obtained. Fig. 24 is a result of adjusting the input offset control to balance the circuit so that no modulation can occur at the output without a carrier input. The linearity of the modulator is indicated by the solid trace of the superimposed modulating frequency. The maximum depth of modulation is determined by the ratio of the peak input modulating voltage to  $V^-$ .

The two-quadrant multiplier characteristic of this modulator is easily seen if modulation and carrier are reversed as shown in Fig. 24. The polarity of the output must follow that of the differential input; therefore, the output is positive only during the positive half cycle of the modulation and negative only in the second half cycle. Note, that both the input and output signals are referenced to ground. The output signal is zero when either the differential input or  $I_{ABC}$  are zero.





Fig.24—Two-quadrant multiplier circuit using the CA3060 with associated waveforms.

**Four-Quadrant Multiplier**

The CA3060 is also useful as a four-quadrant multiplier. A block diagram of such a multiplier, utilizing Amplifier Nos. 1, 2, and 3, is shown in Fig. 25 and a typical circuit is shown in Fig. 26. The multiplier consists of a single CA3060 and, as in the two-quadrant multiplier, exhibits no level shift between input and output. In Fig. 25, Amplifier No. 1 is connected as an inverting amplifier for the X-input signal. The output current of Amplifier No. 1 is calculated as follows:

$$I_{O(1)} = [-V_X] [g_{21}(1)] \tag{Eq. 3}$$

Ampl. No. 2 is a non-inverting amplifier so that

$$I_{O(2)} = [+V_X] [g_{21}(2)] \tag{Eq. 4}$$

Because the amplifier output impedances are high, the load current is the sum of the two output currents, for an output voltage

$$V_O = V_X R_L [g_{21}(2) - g_{21}(1)] \tag{Eq. 5}$$

The transconductance is approximately proportional to the amplifier bias current; therefore, by varying the bias current the  $g_{21}$  is also controlled. Amplifier No. 2 bias current is proportional to the Y-input signal and is expressed as

$$I_{ABC(2)} \approx \frac{(V-) + V_Y}{R_1} \tag{Eq. 6}$$

Hence,

$$g_{21}(2) \approx k [(V-) + V_Y]. \tag{Eq. 7}$$

Bias for Amplifier No. 1 is derived from the output of Amplifier No. 3 which is connected as a unity-gain inverting amplifier.  $I_{ABC(1)}$ , therefore, varies inversely with  $V_Y$ . And by the same reasoning as above

$$g_{21}(1) \approx k [(V-) - V_Y]. \tag{Eq. 8}$$

Combining equation 5, 7, and 8 yields:

$$V_O \approx V_X \cdot k \cdot R_L \left\{ [(V-) + V_Y] - [(V-) - V_Y] \right\} \text{ or}$$

$$V_O \approx 2k R_L V_X V_Y$$

Fig. 26 shows the actual circuit including all the adjustments associated with differential input and an adjustment for equalizing the gains of Amplifiers No. 1 and No. 2. Adjustment of the circuit is quite simple. With both the X and Y voltages at zero, connect Terminal 10 to Terminal 8. This procedure disables Amplifier No. 2 and permits adjusting the offset voltage of Amplifier No. 1 to zero by means of the 100-kΩ potentiometer. Next, remove the short between Terminals 10 and 8 and connect Terminal 15 to Terminal 8. This step disables Amplifier No. 1 and permits Amplifier No. 2 to be zeroed with the other potentiometer. With AC signals on both the X and Y input, R3 and R11 are adjusted for symmetrical output signals. Fig. 27 shows the output waveform with the multiplier adjusted. The voltage waveform in Fig. 27a shows suppressed carrier modulation of 1-kHz carrier with a triangular wave.




Fig.25—Four-quadrant multiplier using the CA3060.

Figures 27b and 27c, respectively, show the squaring of a triangular wave and a sine wave. Notice that in both cases the outputs are always positive and return to zero after each cycle.




Fig.26—Typical four-quadrant multiplier circuit.




Fig.27—Voltage waveforms of four-quadrant multiplier circuit.

## DEFINITIONS OF TERMS

**Amplifier Bias Current ( $I_{ABC}$ )** - The current supplied to the amplifier bias terminal of each amplifier to establish its operating point.

**Amplifier Supply Current ( $I_A$ )** - The current drawn by each operating amplifier from the positive supply source. The total supply current which includes the sum of the amplifier supply current, the amplifier bias currents, and the bias regulator current is not to be mistaken for the amplifier supply current.

**Bias Regulator Current ( $I_2$ )** - The current flowing from Terminal 2, set by an external source, which establishes the operating conditions of the bias regulator.

**Bias Terminal Voltage ( $V_{ABC}$ )** - The voltage existing between any amplifier bias terminal and Terminal 8.


**Peak Output Current ( $I_{OM}$ )** - The maximum current which will be either drawn from a short circuit on the output of each amplifier (positive  $I_O$ ) or the maximum current delivered into a short circuit load (negative  $I_O$ ). Peak-to-peak current swing is twice the peak output current ( $I_{OM}$ ).

**Peak Output Voltage ( $V_{OM}$ )** - The maximum positive voltage swing ( $V_{OM+}$ ) or the maximum negative voltage swing ( $V_{OM-}$ ) for a specific supply voltage and amplifier bias.

**Power Consumption (P)**: The product of the sum of the supply voltages and the sum of each of the amplifier supply currents =  $[(V+) + (V-)] [\Sigma I_A]$ . This is not the total power consumed by an operating circuit. The power in the regulator must also be included for total power consumed.

**Zener Regulator Voltage ( $V_Z$ )** - The voltage, across Terminals 1 and 8, measured with current flowing in the bias regulator.

**DIMENSIONAL OUTLINES**



**16-LEAD DUAL-IN-LINE  
PLASTIC PACKAGE  
JEDEC MO-001-AC**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.155	.200		3.94	5.08
A <sub>1</sub>	.020	.050		.51	1.27
B	.014	.020		.356	.508
B <sub>1</sub>	.035	.065		.89	1.65
C	.008	.012		.204	.304
D	.745	.785		18.93	19.93
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	.100 TP		2	2.54 TP	
e <sub>A</sub>	.300 TP		2, 3	7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	.040	.075		1.02	1.90
S	.015	.060		.39	1.52

**16-LEAD DUAL-IN-LINE  
CERAMIC PACKAGE  
JEDEC MO-001-AE**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.120	.160		3.05	4.06
A <sub>1</sub>	.020	.065		.51	1.65
B	.014	.020		.356	.508
B <sub>1</sub>	.035	.065		.89	1.65
C	.008	.012		.204	.304
D	.745	.785		18.93	19.93
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	.100 TP		2	2.54 TP	
e <sub>A</sub>	.300 TP		2, 3	7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	16		5	16	
M <sub>1</sub>	0		6	0	
Q <sub>1</sub>	.050	.085		1.27	2.15
S	.015	.060		.39	1.52

**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads within .005" radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applied to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.


**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon

**CA3078S      CA3078T**  
**CA3078AS   CA3078AT**

## Micropower Operational Amplifier



### Features:

- Low standby power: as low as 700 nW
- Wide supply voltage range:  $\pm 0.75$  to  $\pm 15$  V
- High peak output current: 6.5 mA min.
- Adjustable quiescent current
- Output short-circuit protection

### Applications:

- Portable electronics
- Medical electronics
- Instrumentation
- Telemetry




Fig.1-Functional diagram of the CA3078T and CA3078AT.

The RCA CA3078T\* and CA3078AT▲ are high-gain monolithic operational amplifiers which can deliver milliamperes of current yet only consume microwatts of standby power. Their operating points are externally adjustable and frequency compensation may be accomplished with one external capacitor. The CA3078T and CA3078AT provide the designer with the opportunity to tailor the frequency response and improve the slew rate without sacrificing power. Operation with a single 1.5-volt battery is a practical reality with these devices.

\* Formerly developmental type TA5807

▲ Formerly developmental type TA5807X

The CA3078AT is a premium device having a supply voltage range of  $V^{\pm} = 0.75$  V to  $V^{\pm} = 15$  V and an operating temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The CA3078T has the same lower supply voltage limit but the upper limit is  $V^{+} = +6$  V and  $V^{-} = -6$  V. The operating temperature range is from  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

The CA3078 and CA3078A are supplied in either the standard 8-lead TO-5 package ("T" suffix), or in the 8-lead dual-in-line formed-lead "DIL-CAN" package ("S" suffix).




Fig.2-Schematic diagram of the CA3078T and CA3078AT.

**ELECTRICAL CHARACTERISTICS**

For Equipment Design

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		CA3078AT LIMITS						CA3078T LIMITS						UNITS
				R <sub>SET</sub> = 5.1 MΩ, I <sub>Q</sub> = 20 μA												
				T <sub>A</sub> = 25°C			T <sub>A</sub> = -55 to 125°C			T <sub>A</sub> = 25°C			T <sub>A</sub> = 0 to 70°C			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
Input Offset Voltage	V <sub>IO</sub>	6	≤10	-	-	0.70	3.5	-	4.5	-	1.3	4.5	-	5	mV	
Input Offset Current	I <sub>IO</sub>		-	-	-	0.50	2.5	-	5.0	-	6	32	-	40	nA	
Input Bias Current	I <sub>IB</sub>		-	-	-	7	12	-	50	-	60	170	-	200	nA	
Open-Loop Diff. Voltage Gain	A <sub>OL</sub>		-	≥10	92	100	-	90	-	88	92	-	86	-	dB	
Total Quiescent Current	I <sub>Q</sub>		-	-	-	20	25	-	45	-	100	130	-	150	μA	
Device Dissipation	P <sub>D</sub>		-	-	-	240	300	-	540	-	1200	1560	-	1800	μW	
Maximum Output Voltage	V <sub>OM</sub>		-	≥10	±5.1	±5.3	-	±5	-	±5.1	±5.3	-	±5	-	V	
Common-Mode Input Voltage Range	V <sub>ICR</sub>		≤10	-	-	-5.5 to +5.8	-	-5 to +5	-	-	-5.5 to +5.8	-	-5 to +5	-	V	
Common-Mode Rejection Ratio	CMRR		≤10	-	80	115	-	-	-	80	110	-	-	-	dB	
Maximum Output Current	I <sub>OM</sub> <sup>+</sup> or I <sub>OM</sub> <sup>-</sup>		-	-	-	12	-	6.5	30	-	12	-	6.5	30	mA	
Input Offset Voltage Sensitivity:																
Positive	ΔV <sub>IO</sub> /ΔV <sup>+</sup>			≤10	-	76	105	-	-	-	76	93	-	-	-	μV/V
Negative	ΔV <sub>IO</sub> /ΔV <sup>-</sup>			≤10	-	76	105	-	-	-	76	93	-	-	-	μV/V
R <sub>SET</sub> = 13 MΩ, I <sub>Q</sub> = 20 μA																
Input Offset Voltage	V <sub>IO</sub>		15	≤10	-	-	1.4	3.5	-	4.5	-	-	-	-	-	mV
Open-Loop Diff. Voltage Gain	A <sub>OL</sub>	-		≥10	92	100	-	88	-	-	-	-	-	-	dB	
Total Quiescent Current	I <sub>Q</sub>	-		-	-	20	30	-	50	-	-	-	-	-	μA	
Device Dissipation	P <sub>D</sub>	-		-	-	600	750	-	1350	-	-	-	-	-	μW	
Maximum Output Voltage	V <sub>OM</sub>	-		≥10	±13.7	±14.1	-	±13.5	-	-	-	-	-	-	V	
Common-Mode Rejection Ratio	CMRR	≤10		-	80	106	-	-	-	-	-	-	-	-	dB	
Input Bias Current	I <sub>IB</sub>	-		-	-	7	14	-	55	-	-	-	-	-	nA	
Input Offset Current	I <sub>IO</sub>	-		-	-	0.50	2.7	-	5.5	-	-	-	-	-	nA	

**MAXIMUM RATINGS, Absolute Maximum Values at T<sub>A</sub> = 25°C**

	CA3078AT	CA3078T
DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminal)	36V	14V
Differential Input Voltage	±6V	±6V
DC Input Voltage	V <sup>+</sup> to V <sup>-</sup>	V <sup>+</sup> to V <sup>-</sup>
Input Signal Current	0.1 mA	0.1 mA
Output Short-Circuit Duration*	No Limitation	No Limitation
Device Dissipation	250 mW (up to 125°C)	500 mW (up to 70°C)
Temperature Range:		
Operating	-55 to +125°C	0 to +70°C
Storage	-65 to +150°C	-65 to +150°C
Lead Temperature (During Soldering):		
At distance 1/16 ±1/32 in. (1.59 ±0.79 mm) from case for 10s max.	+300°C	+300°C

\*Short circuit may be applied to ground or to either supply.

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ 

Typical Values Intended Only for Design Guidance

CHARACTERISTICS SYMBOLS	TYPICAL VALUES				CHARACTERISTICS CURVES Fig.	UNITS
	CA3078AT		CA3078T			
	$V^+ = +1.3\text{V}$ , $V^- = -1.3\text{V}$ $R_{\text{SET}} = 2\text{ M}\Omega$ $I_Q = 10\ \mu\text{A}$	$V^+ = +0.75\text{V}$ , $V^- = -0.75\text{V}$ $R_{\text{SET}} = 10\text{ M}\Omega$ $I_Q = 1\ \mu\text{A}$	$V^+ = +1.3\text{V}$ , $V^- = -1.3\text{V}$ $R_{\text{SET}} = 2\text{ M}\Omega$ $I_Q = 10\ \mu\text{A}$	$V^+ = 0.75\text{V}$ , $V^- = -0.75\text{V}$ $R_{\text{SET}} = 10\text{ M}\Omega$ $I_Q = 1\ \mu\text{A}$		
$V_{\text{IO}}$	0.7	0.9	1.3	1.5	3,13	mV
$I_{\text{IO}}$	0.3	0.054	1.7	0.5	4,14	nA
$I_{\text{IB}}$	3.7	0.45	9	1.3	5,15	nA
$A_{\text{OL}}$	84	65	80	60	6,11,12,16	dB
$I_Q$	10	1	10	1	17	$\mu\text{A}$
$P_D$	26	1.5	26	1.5	—	$\mu\text{W}$
$V_{\text{OPP}}$	1.4	0.3	1.4	0.3	9,10	V
$V_{\text{ICR}}$	-0.8 to +1.1	-0.2 to +0.5	-0.8 to +1.1	-0.2 to +0.5	10	V
CMRR	100	90	100	90	—	dB
$I_{\text{OM}}^\pm$	12	0.5	12	0.5	8	mA
$\Delta V_{\text{IO}}/\Delta V^\pm$	20	50	20	50	—	$\mu\text{V}/\text{V}$

Typical Values Intended Only for Design Guidance at  $T_A = 25^\circ\text{C}$  and  $V^+ = +6\text{V}$ ,  $V^- = -6\text{V}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	CA3078AT		CA3078T	UNITS
			$R_{\text{SET}} = 5.1\text{ M}\Omega$ $I_Q = 20\ \mu\text{A}$	$R_{\text{SET}} = 1\text{ M}\Omega$ $I_Q = 100\ \mu\text{A}$	$R_{\text{SET}} = 1\text{ M}\Omega$ $I_Q = 100\ \mu\text{A}$	
Input Offset Voltage Drift	$\Delta V_{\text{IO}}/\Delta T_A$	$R_S \leq 10\text{ K}\Omega$	5	6	6	$\mu\text{V}/^\circ\text{C}$
Input Offset Current Drift	$\Delta I_{\text{IO}}/\Delta T_A$	$R_S \leq 10\text{ K}\Omega$	6.3	70	70	$\text{pA}/^\circ\text{C}$
Open-Loop Bandwidth	$\text{BW}_{\text{OL}}$	3dB pt.	0.3	2	2	kHz
Slew Rate: Unity Gain Comparator	SR	See Figs. 20, 21	0.027	0.04	0.04	$\text{V}/\mu\text{s}$
		10% to 90% Rise Time	0.5	1.5	1.5	
Transient Response			3	2.5	2.5	$\mu\text{s}$
Input Resistance	$R_{\text{I}}$		7.4	1.7	0.87	$\text{M}\Omega$
Output Resistance	$R_{\text{O}}$		1	0.8	0.8	$\text{K}\Omega$
Equiv. Input Noise Voltage	$e_{\text{N}}(10\text{Hz})$	$R_S = 0$	40	—	25	$\text{nV}/\sqrt{\text{Hz}}$
Equiv. Input Noise Current	$i_{\text{N}}(10\text{Hz})$	$R_S = 1\text{ M}\Omega$	0.25	—	1	$\text{pA}/\sqrt{\text{Hz}}$






Fig. 3 - Input offset voltage vs. total quiescent current.




Fig. 4 - Input offset current vs. total quiescent current.




Fig. 5 - Input bias current vs. total quiescent current.




Fig. 6 - Open-loop voltage gain vs. total quiescent current.




Fig. 7 - Bias-setting resistance vs. total quiescent current.




Fig. 8 - Maximum output current vs. total quiescent current.




Fig.9 - Output voltage swing vs. total quiescent current.




Fig.10 - Output and common-mode voltage vs. supply voltage.




Fig.11 - Open-loop voltage gain vs. frequency for  $I_Q = 100 \mu A$  - CA3078T.




Fig.12 - Open-loop voltage gain vs. frequency for  $I_Q = 20 \mu A$  - CA3078AT.






Fig.13 - Input offset voltage vs. temperature.




92CS-19625

Fig.14 — Input offset current vs. temperature.




92CS-19623

Fig.15 — Input bias current vs. temperature.




92CS-19624

Fig.16 — Open-loop voltage gain vs. temperature.




92CS-19626

Fig.17 — Total quiescent current vs. temperature.



92CS-20261

Fig.18 — Equivalent input noise voltage vs. frequency.



92CS-20260

Fig.19 — Equivalent input noise current vs. frequency.




Fig.20 - Slew rate vs. closed-loop gain for  $I_Q = 100 \mu A$  - CA3078T.




Fig.21 - Slew rate vs. closed-loop gain for  $I_Q = 20 \mu A$  - CA3078AT.




Fig.22 - Transient response and slew-rate, unity gain (inverting) test circuit.




Fig.23 - Slew, rate, unity gain (non-inverting) test circuit.




Fig.24 - Phase compensation capacitance vs. closed-loop gain - CA3078T.




Fig.25 - Phase compensation capacitance vs. closed-loop gain - CA3078AT.

Table 1 - Unity-gain slew rate vs. compensation - CA3078T and CA3078AT

SUPPLY VOLTS: $V^+ = 6, V^- = -6$		TRANSIENT RESPONSE: 10% OVERSHOOT FOR AN OUTPUT VOLTAGE of 100 mV									
OUTPUT VOLTAGE ( $V_O$ ) = $\pm 5V$		AMBIENT TEMPERATURE ( $T_A$ ) = 25°C									
LOAD RESISTANCE ( $R_L$ ) = 10 k $\Omega$		UNITY GAIN (INVERTING) Fig. 22					UNITY GAIN (NON-INVERTING) Fig. 23				
COMPENSATION TECHNIQUE		R1	C1	R2	C2	SLEW RATE	R1	C1	R2	C2	SLEW RATE
		k $\Omega$	pF	k $\Omega$	$\mu F$	V/ $\mu s$	k $\Omega$	pF	k $\Omega$	$\mu F$	V/ $\mu s$
CA3078T - $I_Q = 100 \mu A$											
Single Capacitor		0	750	$\infty$	0	0.0085	0	1500	$\infty$	0	0.0095
Resistor & Capacitor		3.5	350	$\infty$	0	0.04	5.3	500	$\infty$	0	0.024
Input		$\infty$	0	0.25	0.306	0.67	$\infty$	0	0.311	0.45	0.67
CA3078AT - $I_Q = 20 \mu A$											
Single Capacitor		0	300	$\infty$	0	0.0095	0	800	$\infty$	0	0.003
Resistor & Capacitor		14	100	$\infty$	0	0.027	34	125	$\infty$	0	0.02
Input		$\infty$	0	0.644	0.156	0.29	$\infty$	0	0.77	0.4	0.4

OPERATING CONSIDERATIONS


Compensation Techniques

The CA3078AT and CA3078T can be phase-compensated with one or two external components depending upon the closed-loop gain, power consumption, and speed desired. The recommended compensation is a resistor in series with a capacitor connected from terminal 1 to terminal 8. Values of the resistor and capacitor required for compensation as a function of closed loop gain are shown in Figs. 24 and 25. These curves represent the compensation necessary at quiescent currents of 20  $\mu A$  and 100  $\mu A$ , respectively, for a transient response with 10% overshoot. Figs. 21 and 22 show the slew rates that can be obtained with the two different compensation techniques. Higher speeds can be achieved with input compensation, but this increases noise output.


Compensation can also be accomplished with a single capacitor connected from terminal 1 to terminal 8, with speed being sacrificed for simplicity. Table 1 gives an indication of slew rates that can be obtained with various compensation techniques at quiescent currents of 20  $\mu A$  and 100  $\mu A$ .

Single Supply Operation

The CA3078AT and CA3078T can operate from a single supply with a minimum total supply voltage of 1.5 volts. Figs. 27 and 28 show the CA3078AT or CA3078T in inverting and non-inverting 20-dB amplifier configurations utilizing a 1.5-volt type "AA" cell for a supply. The total power consumption for either circuit is approximately 675 nanowatts. The output voltage swing in this configuration is 300 mV p-p with a 20 k $\Omega$  load.




92CS-20813RI




92CS-20812RI

Fig.26 - Offset voltage null circuits.



92CS-17555R2

Fig.27 - Inverting 20-dB amplifier circuit.




92CS-17557R2

Fig.28 - Non-inverting 20-dB amplifier circuit.


DIMENSIONAL OUTLINES

8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS (DIL-CAN)



92CS-20296

8-LEAD TO-5 JEDEC MO-002-AL



92CS-19431

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
øB	0.016	0.019	3	0.407	0.482
øB <sub>1</sub>	0.125	0.160		3.18	4.06
øB <sub>2</sub>	0.016	0.021	3	0.407	0.533
øD	0.335	0.370		8.51	9.39
øD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
ø	45° TP			45° TP	
N	8		6	8	
N <sub>1</sub>	3		5	3	


NOTES

- Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- øB applies between L<sub>1</sub> and L<sub>2</sub>; øB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- Measure from Max. øD.
- N<sub>1</sub> is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.



# Linear Integrated Circuits

## CA3033 CA3033A CA3047 CA3047A



CERAMIC PACKAGE  
CA3033, CA3033A

PLASTIC PACKAGE  
CA3047, CA3047A

RCA-CA3033 is a high-performance integrated circuit operational amplifier featuring high input impedance, high gain, high power output, and low input-offset voltage and current. The device consists of two differential amplifiers in cascade and a single-ended class-B power output stage on a single monolithic silicon chip.

RCA-CA3033A has all the superior features and characteristics of the CA3033 but, in addition, can be operated at higher supply voltages to provide higher gain, higher common mode rejection, greater maximum output voltage swing, and more than double the power output.

RCA-CA3033 and CA3033A are hermetically sealed in 14-lead "dual-in-line" ceramic packages and are designed for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

The RCA-CA3047 and CA3047A are electrically identical to the CA3033 and CA3033A, respectively, but are limited in operating and storage temperature range.

The RCA-CA3047 and CA3047A are supplied in 14-lead, "dual-in-line" plastic packages and are designed to operate over the temperature range of  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ , ambient.

*Companion Application Note, ICAN-5641 "Application of RCA CA3033 and CA3033A High Performance Integrated-Circuit Operational Amplifiers."*

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as  $\pm 30\%$ .

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

## Operational Amplifiers


For High-Output-Current Applications

### APPLICATIONS

- Comparator
- Integrator
- Differentiator
- Audio Amplifier
- Summing Amplifier
- Servo Driver
- DC Amplifier
- Multivibrator
- Narrow Band and Band Pass Amplifier

### FEATURES

	CA3033 CA3047	CA3033A CA3047A	
	$V^+ = +12\text{ V}$ $V^- = -12\text{ V}$	$V^+ = 15\text{ V}$ $V^- = -15\text{ V}$	
■ Output Current . . . . .	36	76	mA min.
■ Input Offset Current . . . . .	35	25	nA max.
■ Open Loop Differential Gain . . . . .	84	87	dB min.
■ Output Voltage Swing. . . . .	18	23	$V_{p-p}$ min.
■ Input Bias Current . . . . .	350	180	nA max.
■ Power Output . . . . .	80	220	mW min.
■ Common Mode Rejection Ratio . . . . .	84	93	dB min.



\* ("SEE OPERATION CONSIDERATIONS")

92CS-17393

Fig. 1 - Schematic diagram of operational amplifiers, CA3033, CA3033A, CA3047, CA3047A.

**ABSOLUTE-MAXIMUM RATINGS**

	<b>CA3033</b>	<b>CA3033A</b>	<b>CA3047</b>	<b>CA3047A</b>
INPUT SIGNAL VOLTAGE .....	±10 V	-13 V, +10 V	±10 V	-13V, +10 V
DEVICE DISSIPATION:				
Up to T <sub>A</sub> = 25 °C .....	1.2 W	1.2 W	750 mW	750 mW
Above T <sub>A</sub> = 25 °C .....	Derate at 8 mW/°C		Derate at 6.67 mW/°C	
TEMPERATURE RANGE:				
Operating .....	-55 °C to +125 °C		0 °C to +70 °C	
Storage .....	-65 °C to +150 °C		-65 °C to +150 °C	
LEAD TEMPERATURE (During Soldering):				
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)				
from case for 10 seconds max. ....				+265 °C

**MAXIMUM VOLTAGE RATINGS at T<sub>A</sub> = 25° C**

**CA3033, CA3047**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to the horizontal terminal 14 is 0 to +4 volts.

**MAXIMUM CURRENT RATINGS**

**CA3033 CA3047  
CA3033A CA3047A**

TERMINAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1		*	*	*	*	*	*	*	*	*	*	*	*	+4 0
2			*	*	*	*	*	*	*	*	*	*	*	+26 0
3				*	*	0 -26	*	*	*	*	*	*	*	+26 0
4					+5 -1	0 -15	*	*	*	*	*	*	*	+26 0
5						0 -26	*	+20 -1 Note 1	*	*	*	*	+20 -1 Note 1	*
6							+26 0	+26 0	+26 0	+26 0	+26 0	+26 0	+26 0	+26 0
7								+20 -2 Note 1	*	*	*	*	+20 -2 Note 1	+26 0
8									+20 -1 Note 2	+20 -2 Note 3	+20 -2 Note 3	+20 -1 Note 2	*	+26 0
9										+1 -5	*	+5 -5	+1 -20 Note 2	+26 -5
10											+10 -10	*	+2 -20 Note 3	+26 -10
11												+1 -5	+2 -20 Note 3	+26 -10
12													+1 -20 Note 2	+26 -5
13														*
14														Substrate

TERMINAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
1	5	5
2	20	-
3	50	50
4	10	10
5	5	5
6	-	-
7	5	5
8	1	1
9	1	0.1
10	1	0.1
11	1	0.1
12	1	0.1
13	1	1
14	-	-

- Notes:**
- 1 - This rating applies to the more positive terminal of terminals 8 and 13.
  - 2 - This rating applies to the more positive terminal of terminals 9 and 12.
  - 3 - This rating applies to the more positive terminal of terminals 10 and 11.

\*Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.



**MAXIMUM VOLTAGE RATINGS at T<sub>A</sub> = 25° C**


**CA3033A, CA3047A**

**MAXIMUM CURRENT RATINGS**

are identical for all four types (See CA3033, CA3047 chart)

TERMINAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1		*	*	*	*	*	*	*	*	*	*	*	*	+4 0
2			*	*	*	*	*	*	*	*	*	*	*	+38 0
3				*	*	0 -38	*	*	*	*	*	*	*	+38 0
4					+5 -1	0 -22	*	*	*	*	*	*	*	+38 0
5						0 -38	*	+30 -1 Note 1	*	*	*	*	+30 -2 Note 1	*
6							+38 0	+38 0	+38 0	+38 0	+38 0	+38 0	+38 0	+38 0
7								+30 -2 Note 1	*	*	*	*	+20 -2 Note 1	+38 0
8									+30 -1 Note 2	+30 -2 Note 3	+30 -2 Note 3	+30 -1 Note 2	*	+38 0
9										+1 -5	*	+5 -5	+1 -30 Note 2	+38 -5
10											+10 -10	*	+2 -20 Note 3	+38 -10
11												+1 -5	+2 -30 Note 3	+38 -10
12													+1 -30 Note 2	+38 -5
13														*
14														Substrate

Notes: See CA3033, CA3047 Rating Chart Notes.



92CS-17328

Fig. 2a - Input offset voltage, input offset voltage sensitivity, and device dissipation test circuit.




Fig. 2b - Typical input offset voltage vs. ambient temperature.

## ELECTRICAL CHARACTERISTICS

## For Equipment Design

Characteristics	Symbols	Test Conditions			LIMITS						Units
					CA3033 CA3047			CA3033A CA3047A			
		Circuit	$T_A = 25^\circ\text{C}$	Typical Characteristics Curves	DC Supply Voltage						
					$V^+ = 12\text{ V}$ $V^- = -12\text{ V}$			$V^+ = 15\text{ V}$ $V^- = -15\text{ V}$			
Fig.	Fig.	Min.	Typ.	Max.	Min.	Typ.	Max.				
Input Offset Voltage	$V_{IO}$	2a		2b	–	2.6	5	–	2.9	5	mV
Input Offset Current	$I_{IO}$	3a		3b	–	5	35	–	9	25	nA
Input Bias Current	$I_I$	3a		3c	–	70	350	–	100	180	nA
Input Offset Voltage Sensitivity: Positive	$\Delta V_{IO}/\Delta V^+$	2a		–	–	0.3	0.5	–	0.2	0.5	mV/V
Negative	$\Delta V_{IO}/\Delta V^-$	2a		–	–	0.3	0.5	–	0.2	0.5	mV/V
Device Dissipation	$P_T$	2a		–	60	120	180	80	170	300	mW
Open-Loop Differential Voltage Gain	$A_{OL}$	–	$f = 1\text{ kHz}$	4	84	90	–	87	93	–	dB
Common-Mode Rejection Ratio	CMRR	–		5	84	100	–	93	105	–	dB
Common-Mode Input-Voltage Range	$V_{ICR}$	–		–	–7.5	+5, –9	+3.5	–9.7	6, –11	4.7	V
Maximum Output-Voltage Swing	$V_{O(P-P)}$	–	$f = 1\text{ kHz}$	$R_L = 500\ \Omega$ $R_L = 300\ \Omega$	18	22	–	–	–	–	V <sub>P-P</sub>
Input Impedance	$Z_I$	–		–	0.25	1.5	–	0.6	1	–	M $\Omega$
Output Current	$I_O$	–		$R_L = 500\ \Omega$ $R_L = 300\ \Omega$	35	44	–	–	–	–	mA-(P-P)
Power Output THD < 5%	$P_c$	–		$R_L = 500\ \Omega$ $R_L = 300\ \Omega$	80	122	–	–	–	–	mW
					–	–	–	220	255	–	

## ELECTRICAL CHARACTERISTICS

## Typical Values Intended Only for Design Guidance

Input Offset Voltage Drift –55°C to 125°C	$V_{IO}/\Delta T$	2a		2b	–	6.6	–	–	6.6	–	$\mu\text{V}/^\circ\text{C}$
Input Offset Current Drift –55°C to 25°C	$I_{IO}/\Delta T$	3a		3b	–	1	–	–	1	–	nA/ °C
25°C to 125°C					–	0.08	–	–	0.08	–	
60-dB Amplifier Bandwidth	BW	8a	$C_x, C_y = 0.001\ \mu\text{F}$	8b,c	–	230	–	–	350	–	kHz
Slew Rate	SR	9	(amplifier circuit only)	–	–	2.7	–	–	3	–	V/ $\mu\text{s}$




Fig. 3a - Input offset current and input bias current test circuit.

**PROCEDURES:**

**A. Inverting Input Current**  
 Set switch, S<sub>1</sub> in closed position and set switch, S<sub>2</sub> in open position.  
 Measure output voltage and convert this reading to inverting input current using the following relation:

$$I_1 \text{ inverting (in } \mu\text{A)} = \frac{V_{OUT} \text{ (in volts)}}{10}$$

**B. Non-inverting Input Current**  
 Set switch, S<sub>1</sub> in open position and set switch, S<sub>2</sub> in closed position.  
 Measure output voltage and convert this reading to non-inverting input current using the following relation:

$$I_1 \text{ non-inverting (in } \mu\text{A)} = \frac{-V_{OUT} \text{ (in volts)}}{10}$$

**C. Input Offset Current**  
 Set switches, S<sub>1</sub> and S<sub>2</sub> in open positions.  
 Measure output voltage and convert this reading to input offset current using the following relation:

$$I_{IO} \text{ (in } \mu\text{A)} = \frac{V_{OUT} \text{ (in volts)}}{10}$$




Fig. 3b - Typical input offset current vs. ambient temperature.




Fig. 3c - Typical input bias current vs. ambient temperature.




Fig. 4 - Typical open-loop differential voltage gain vs. ambient temperature.




Fig. 5 - Typical common mode rejection ratio vs. ambient temperature.




Fig. 6 - Typical peak-to-peak output current vs. load resistance.




Fig. 7 - Typical power output vs. load resistance.




Fig. 8a - Typical 60-dB amplifier.




Fig. 8b - Typical phase compensation characteristics for CA3033, CA3047 (V+ = +12 V, V- = -12 V)

For any desired closed loop gain (in decibels), read horizontally along the gain line to the attenuation curve which provides the desired closed loop bandwidth. The required values for the compensation capacitors is shown on the curve. Move vertically from the intersection of the gain and attenuation lines until the phase angle curve ( $\phi$ ) is reached and read the phase angle between the input and output on the right-hand scale. The difference between the indicated phase angle and  $180^\circ$  is the typical phase margin. (A minimum phase margin of  $45^\circ$  is recommended to allow for component variations and differences among amplifiers.) If the phase margin is smaller than required, the desired bandwidth can be stably achieved through the use of a more complex feedback network. As the closed loop gain approaches unity, the compensating capacitors required (0.3  $\mu\text{F}$

to 1.0  $\mu\text{F}$ ) are bulky and costly. A capacitor one-half the value shown on the chart, connected between terminals 8 and 13, and a 0.001  $\mu\text{F}$  capacitor from either terminals 8 or 13 to ground or  $V^-$  is an acceptable alternative method. This arrangement provides the same gain-phase roll-off shown on the curves and permits the use of more readily available, lower-voltage disc capacitors which are smaller and cost less. For linear operation, the maximum expected difference voltage between the two collectors is less than 1 volt.

Figure 8a shows the phase compensating capacitors ( $C_x, C_y$ ) returned to ground. In some systems with large parasitic impedances in the power supply system, returning these capacitors to the negative ( $V^-$ ) supply may result in more stable operation.






Fig. 8c - Typical phase compensation characteristics for CA3033A, CA3047A ( $V^+ = 15V$ ,  $V^- = -15V$ ).



(a)



(b)





Fig. 9 - Amplifier with single voltage supply and associated pulse response waveforms and distortion curves.


**OPERATING CONSIDERATIONS**

The CA3033, CA3033A, CA3047, and CA3047A operational amplifiers have very high peak-pulse current capability. The open-loop output impedance is typically less than 30 ohms at 10 kHz and the peak short circuit output current may exceed 100 milliamperes. To prevent possible damage to the chip because of excessive dissipation it is important that the output stage is not subjected to sustained high peak currents. To minimize the possibility of dam-

age from accidental shorts, it is recommended that a 51-ohm resistor be placed in series with the output circuit.

When high peak output currents are required of the amplifier, it is desirable to provide a current-limiting resistor of about 2200 ohms in series with the collector of transistor Q14. This resistor may be returned to ground, or, if its value is increased to 4700 ohms; it may be returned to the V<sup>+</sup> terminal.


**CA3033, CA3033A**  
14-Lead Dual-In-Line Ceramic Package  
JEDEC MO-001-AD



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.120	.160		3.05	4.06
A <sub>1</sub>	.020	.065		.51	1.65
B	.014	.020		.356	.508
B <sub>1</sub>	.050	.065		1.27	1.65
C	.008	.012		.204	.304
D	.745	.770		18.93	19.55
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	100 TP	2		2.54 TP	
e <sub>A</sub>	300 TP	2, 3		7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	14	5		14	
N <sub>1</sub>	0	6		0	
Q <sub>1</sub>	.050	.085		1.27	2.15
S	.065	.090		1.66	2.28

- NOTES:
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.

**CA3047, CA3047A**  
14-Lead Dual-In-Line Plastic Package  
JEDEC MO-001-AB



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.155	.200		3.94	5.08
A <sub>1</sub>	.020	.050		.51	1.27
B	.014	.020		.356	.508
B <sub>1</sub>	.050	.065		1.27	1.65
C	.008	.012		.204	.304
D	.745	.770		18.93	19.55
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	100 TP	2		2.54 TP	
e <sub>A</sub>	300 TP	2, 3		7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	14	5		14	
N <sub>1</sub>	0	6		0	
Q <sub>1</sub>	.040	.075		1.02	1.90
S	.065	.090		1.66	2.28


- NOTES:
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon

## Premium Types CA6078AS, CA6078AT CA6741S, CA6741T



## Operational Amplifiers

CA6078AT — Micropower Type  
CA6741T — General-Purpose Type

For Applications where Low Noise  
(Burst + 1/f) is a Prime Requirement

Virtually free from "popcorn" (burst) noise:  
device rejected if any noise burst exceeds 20  $\mu\text{V}$  (peak),  
referred to input over a 30-second time period.

RCA-CA6078AT and CA6741T\* are low-noise linear IC operational amplifiers that are virtually free of "popcorn" (burst) noise.


These low-noise versions of the CA3078AT and CA3741T are a result of improved processing developments and rigid burst-noise inspection criteria. A highly selective test circuit (See Fig. 2) assures that each type meets the rigid low-noise standards shown in the data section. This low-burst-noise property also assures excellent performance throughout the 1/f noise spectrum.

In addition the CA6078AT and CA6741T offer the same features incorporated in the CA3078AT and CA3741T respectively, including output short-circuit protection, latch-free operation, wide common-mode and differential-mode signal ranges, and low-offset nulling capability.

For detailed data, characteristics curves, schematic diagram, dimensional outline, and test circuits, refer to the Operational Amplifier Data Bulletins File No. 531 and 535. In addition, for details of considerations in burst-noise measurements, refer to Application Note, ICAN-6732, "Measurement of Burst ("Popcorn") Noise in Linear IC's".

The CA6078AT and CA6741T utilize the hermetically sealed 8-lead TO-5 type package. The CA6078AT and the CA6741T can also be supplied on request with dual-in-line formed leads. These types are identified as the CA6078AS and CA6741S. This formed-lead configuration conforms to that of the 8-lead dual-in-line (Mini-Dip) package. For terminal arrangements, see page 4.

\*Formerly Dev. No. TA5807X and TA6029 respectively.




### CA6741T

#### Applications:

- Low-noise AC amplifier
- Narrow-band or band-pass filter
- Integrator or differentiator
- DC amplifier
- Summing amplifier

#### Features:

- Internal phase compensation
- Input bias current: 500 nA max.
- Input offset current: 200 nA max.
- Open-loop voltage gain: 50,000 (94 dB) min.
- Input offset voltage: 5 mV max.



### CA6078AT

#### Applications:

- Portable electronics
- Medical electronics
- DC amplifier
- Narrow-band or band-pass filter
- Integrator or differentiator
- Instrumentation
- Telemetry
- Summing amplifier

#### Features:


- Open-loop voltage gain: 40,000 (92 dB) min.
- Input offset voltage: 3.5 mV max.
- Operates with low total supply voltage: 1.5 V min. ( $\pm 0.75$  V)
- Low quiescent operating current: adjustable for application optimization
- Input bias current: adjustable to below 1 nA

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**


	CA6741T	CA6078AT
DC Supply Voltage (between $V^+$ and $V^-$ terminals)	44 V	36 V
Differential-Mode Input Voltage	$\pm 30$ V	$\pm 6$ V
Common-Mode DC Input Voltage <sup>▲</sup>	$\pm 15$ V	$V^+$ to $V^-$
Device Dissipation:		
Up to $75^\circ\text{C}$ (CA6741T), Up to $125^\circ\text{C}$ (CA6078AT)	500 mW	250 mW
Above $75^\circ\text{C}$	Derate linearly 5 mW/ $^\circ\text{C}$	—
Temperature Range:		
Operating	$-55$ to $+125^\circ\text{C}$	$-55$ to $+125^\circ\text{C}$
Storage	$-65$ to $+150^\circ\text{C}$	$-65$ to $+150^\circ\text{C}$
Output Short-Circuit Duration <sup>●</sup>	No limitation	No limitation
Lead Temperature (During soldering):		
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10 seconds max.	$300^\circ\text{C}$	$300^\circ\text{C}$

<sup>▲</sup> If Supply Voltage is less than  $\pm 15$  volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.

<sup>●</sup> Short circuit may be applied to ground or to either supply.




a. Typ. device with high-burst-noise characteristic.



b. Typ. device controlled for burst noise.

Fig.1—Typ. waveforms of type with high burst noise and type controlled for burst noise.



$R_{S1}$  &  $R_{S2} = 100\text{k}\Omega$  FOR CA6741T AND  $200\text{k}\Omega$  FOR CA6078AT  
 \* CA6741T OR CA6078AT

92CS-19423

Fig.2—Block diagram of burst-noise "popcorn" test equipment.



**ELECTRICAL CHARACTERISTICS – CA6078AT, For Equipment Design.**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS Supply Volts: $V^+ = 6$ , $V^- = -6$ $T_A = 25^\circ\text{C}$ , $I_Q = 20 \mu\text{A}$	LIMITS			UNITS
			MIN.	TYP.	MAX.	
<b>Noise Characteristic</b>						
"Popcorn" (Burst) Noise		Bandwidth = 1 kHz $R_{S1} = R_{S2} = 200 \text{ k}\Omega$	Device is rejected if the total noise voltage (burst + $1/f$ ), referred to input, exceeds $20 \mu\text{V}$ peak, during a 30-sec. test period.			
<b>Principal Characteristics (For detailed Electrical Characteristics refer to CA3078AT Data Bulletin, File No. 535.)</b>						
Input Offset Voltage	$V_{IO}$	$R_S \leq 10 \text{ k}\Omega$	–	0.7	3.5	mV
Input Offset Current	$I_{IO}$		–	0.5	2.5	nA
Input Bias Current	$I_{IB}$		–	7	12	nA
Open-Loop Differential Voltage Gain	AOL	$R_L \geq 10 \text{ k}\Omega$ $V_O = \pm 4\text{V}$	40,000	100,000	–	
			92	100	–	dB
Common-Mode Input Voltage Range	$V_{ICR}$	$V^+ = V^- = 15 \text{ V}$	$\pm 14$	–	–	V
Common-Mode Rejection Ratio	CMRR	$R_S \leq 10 \text{ k}\Omega$	80	115	–	dB
Output Voltage Swing	$V_{O(P-P)}$	$R_L \geq 10 \Omega$	$\pm 13.7$	$\pm 14.1$	–	V
		$R_L \geq 2 \text{ k}\Omega$	–	$\pm 14$	–	
Supply Current	$I_Q$		–	20	25	$\mu\text{A}$

**ELECTRICAL CHARACTERISTICS – CA6741T, For Equipment Design.**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS Supply Volts; $V^+ = 15$ , $V^- = -15$ $T_A = 25^\circ\text{C}$	LIMITS			UNITS
			MIN.	TYP.	MAX.	
<b>Noise Characteristic</b>						
"Popcorn" (Burst) Noise		Bandwidth = 1 kHz $R_{S1} = R_{S2} = 100 \text{ k}\Omega$	Device is rejected if the total noise voltage (burst + $1/f$ ), referred to input, exceeds $20 \mu\text{V}$ peak, during a 30-sec. test period.			
<b>Principal Characteristics (For detailed Electrical Characteristics refer to CA3741T Data Bulletin, File No. 531.)</b>						
Input Offset Voltage	$V_{IO}$	$R_S \leq 10 \text{ k}\Omega$	–	1	5	mV
Input Offset Current	$I_{IO}$		–	20	200	nA
Input Bias Current	$I_{IB}$		–	80	500	nA
Open-Loop Differential Voltage Gain	AOL	$R_L \geq 2 \text{ k}\Omega$ $V_O = \pm 10 \text{ V}$	50,000	200,000	–	
			94	106	–	dB
Common-Mode Input Voltage Range	$V_{ICR}$		$\pm 12$	$\pm 13$	–	V
Common-Mode Rejection Ratio	CMRR	$R_S \leq 10 \text{ k}\Omega$	70	90	–	dB
Output Voltage Swing	$V_{O(P-P)}$	$R_L \geq 10 \text{ k}\Omega$	$\pm 12$	$\pm 14$	–	V
		$R_L \geq 2 \text{ k}\Omega$	$\pm 10$	$\pm 13$	–	
Supply Current	$I_Q$		–	1.7	2.8	mA




Fig.3— $I_N$  vs. Frequency for CA6078AT.




Fig.4— $E_N$  vs. Frequency for CA6078AT.




Fig.5— $I_N$  vs. Frequency for CA6741T.




Fig.6— $E_N$  vs. Frequency for CA6741T.




Fig.7—Test block diagram for  $E_N$ .





Fig.8—Test block diagram for  $I_N$ .


DIMENSIONAL OUTLINES

8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS



92CS-20296

8-LEAD TO-5 JEDEC MO-002-AL



92CS-19431

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0.125	0.160		3.18	4.06
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
e	45° TP			45° TP	
N	8			8	
N <sub>1</sub>	3			3	

NOTES

1. Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L<sub>1</sub> and L<sub>2</sub>; φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. φD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits

Monolithic Silicon

## CA741, CA741C, CA747, CA747C, CA748, CA748C, CA1458, CA1558

Types

### Operational Amplifiers


High-Gain Single and Dual Operational Amplifiers  
For Military, Industrial and Commercial Applications

#### Applications:

- Comparator
- DC amplifier
- Integrator or differentiator
- Multivibrator
- Narrow-band or band-pass filter
- Summing amplifier

#### Features:

- Input bias current (all types): 500 nA max.
- Input offset current (all types): 200 nA max.



RCA-CA1458T, CA1558T (dual types); CA741C, CA741 (single types); CA747C, CA747 (dual types); and CA748C, CA748 (single types) are general-purpose, high-gain operational amplifiers for use in military, industrial, and commercial applications.

These monolithic silicon integrated-circuit devices provide output short-circuit protection and latch-free operation. These types also feature wide common-mode and differential-mode signal ranges and have low-offset voltage nulling capability when used with an appropriately valued potentiometer. A 5-megohm potentiometer is used for offset nulling types, CA748C, CA748 (See Fig. 9); a 10-kilohm potentiometer is used for offset nulling types CA741C, CA741, CA747CE, CA747E (See Fig. 8); and types CA1458T, CA1558T, CA747CT, CA747T have no specific terminals for offset nulling. Each type consists of a differential-input amplifier that effectively drives a gain and level-shifting stage having a complementary emitter-follower output.

This operational amplifier line also offers the circuit designer the option of operation with internal or external phase compensation. Types CA748C and CA748, which are externally phase compensated (terminals 1 and 8) permit a choice of operation for improved bandwidth and slew-rate capabilities. Unity gain with external phase compensation can be obtained with a single 30-pF capacitor. All the other types are internally phase-compensated.

RCA's manufacturing process makes it possible to produce IC operational amplifiers with low-burst ("popcorn") noise characteristics. Type CA6741T, a low-noise version of the CA741, gives limit specifications for burst noise in the data bulletin, File No. 530. Contact your RCA Sales Representative for information pertinent to other operational amplifier types that meet low-burst noise specifications.

#### ORDERING INFORMATION

When ordering any of these types, it is important that the appropriate suffix letter for the package required be affixed to the type number. For example: If a CA1458 in a TO-5 package is desired, order CA1458T.

RCA Type No.	No. of Ampl.	Phase Comp.	Offset Voltage Null	Min. AOL	Max. V <sub>IO</sub> (mV)	Operating-Temperature Range (°C)	Package Type and Suffix Letter					
							TO-5			Plastic 14L	Chip	Beam-Lead
							8L	10L	DIL-CAN			
CA1458	dual	int.	no	20k	6	0 to +70	T		S		H	
CA1558	dual	int.	no	50k	5	-55 to +125	T		S		H	
CA741C	single	int.	yes	20k	6	0 to +70	T		S		H	
CA741	single	int.	yes	50k	5	0 to +70	T		S		H	L
CA747C	dual	int.	yes*	20k	6	0 to +70		T			E	H
CA747	dual	int.	yes*	50k	5	-55 to +125		T			E	H
CA748C	single	ext.	yes	20k	6	0 to +70	T		S		H	
CA748	single	ext.	yes	50k	5	-55 to +125	T		S		H	


\* In the 14-lead dual-in-line plastic package only.

**MAXIMUM RATINGS, Absolute-Maximum Values at T<sub>A</sub> = 25°C**


DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminals):	
CA741C, CA747C <sup>▲</sup> , CA748C, CA1458 <sup>▲</sup> . . . . .	36 V
CA741, CA747 <sup>▲</sup> , CA748, CA1558 <sup>▲</sup> . . . . .	44 V
Differential Input Voltage . . . . .	±30 V
DC Input Voltage* . . . . .	±15 V
Output Short-Circuit Duration . . . . .	Indefinite
Device Dissipation:	
Up to 70°C (CA741C, CA748C) . . . . .	500 mW
Up to 75°C (CA741, CA748) . . . . .	500 mW
Up to 30°C (CA747) . . . . .	800 mW
Up to 25°C (CA747C) . . . . .	800 mW
Up to 30°C (CA1558) . . . . .	680 mW
Up to 25°C (CA1458) . . . . .	680 mW
For Temperatures Indicated Above . . . . .	Derate linearly 6.67 mW/°C
Voltage between Offset Null and V <sup>-</sup> (CA741C, CA741, CA747CE) . . . . .	±0.5 V
Ambient Temperature Range:	
Operating - CA741, CA747E, CA748, CA1558 . . . . .	-55 to +125 °C
CA741C, CA747C, CA748C, CA1458 . . . . .	0 to +70 °C
Storage . . . . .	-65 to +150 °C
Lead Temperature (During Soldering):	
At distance 1/16±1/32 inch (1.59±0.79 mm) from case for 10 seconds max. . . . .	300 °C

\* If Supply Voltage is less than ±15 volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.


▲ Voltage values apply for each of the dual operational amplifiers.




1a—Functional diagram of CA1458S, CA1458T, CA1558S, and CA1558T with internal phase compensation.




1b—Functional diagram of CA741CS, CA741CT, CA741S, and CA741T with internal phase compensation.



1c—Functional diagram of CA747CE and CA747E with internal phase compensation.



1d—Functional diagram of CA747CT and CA747T with internal phase compensation.



1e—Functional diagram of CA748CS, CA748CT, CA748S, and CA748T with external phase compensation.

Fig. 1—Functional diagrams of operational amplifiers.

## ELECTRICAL CHARACTERISTICS

## For Equipment Design

Characteristics	Symbols	Test Conditions		LIMITS						Units	
		Supply Volts: $V^+ = 15, V^- = -15$		Typical Charac- teristics Curves	CA741C CA747C* CA748C* CA1458			CA741 CA747* CA748* CA1558			
		$R_S \leq 10 \text{ k}\Omega$	Ambient Temperature ( $T_A$ )		Fig.	Min.	Typ.	Max.	Min.		Typ.
Input Offset Voltage	$V_{IO}$		$R_S \leq 10 \text{ k}\Omega$	25°C	-	-	2	6	-	1	5
		0 to 70°C		-		-	7.5	-	-	-	
		-55 to +125°C		-		-	-	-	1	6	
Input Offset Current	$I_{IO}$		25°C	-	-	20	200	-	20	200	nA
			-55°C		-	-	-	-	85	500	
			+125°C		-	-	-	-	7	200	
			0 to 70°C		-	-	300	-	-	-	
Input Bias Current	$I_{IB}$		25°C	-	-	80	500	-	80	500	nA
			-55°C		-	-	-	-	300	1500	
			+125°C		-	-	-	-	30	500	
			0 to 70°C		-	-	800	-	-	-	
Input Resistance	$R_I$			-	0.3	2	-	0.3	2	-	M $\Omega$
Open-Loop Differential Voltage Gain	AOL	$R_L \geq 2 \text{ k}\Omega$ $V_O = \pm 10 \text{ V}$	25°C	4,5	20,000	200,000	-	50,000	200,000	-	
			0 to 70°C		-	15,000	-	-	-	-	
			-55 to +125°C		-	-	-	-	25,000	-	
Common-Mode Input Voltage Range	$V_{ICR}$		25°C	6	$\pm 12$	$\pm 13$	-	-	-	-	V
			-55 to +125°C		-	-	-	$\pm 12$	$\pm 13$	-	
Common Mode Rejection Ratio	CMRR	$R_S \leq 10 \text{ k}\Omega$	25°C	-	70	90	-	-	-	-	dB
			-55 to +125°C		-	-	-	70	90	-	
Supply Voltage Rejection Ratio	$V_{RR}$	$R_S \leq 10 \text{ k}\Omega$	25°C	-	-	30	150	-	-	-	$\mu\text{V}/\text{V}$
			-55 to +125°C		-	-	-	-	30	150	
Output Voltage Swing	$V_{O(P.P)}$	$R_L \geq 10 \text{ k}\Omega$	25°C	7	$\pm 12$	$\pm 14$	-	-	-	-	V
			-55 to +125°C		-	-	-	$\pm 12$	$\pm 14$	-	
		$R_L \geq 2 \text{ k}\Omega$	25°C		$\pm 10$	$\pm 13$	-	-	-	-	
			0 to 70°C		$\pm 10$	$\pm 13$	-	-	-	-	
Supply Current			25°C	-	-	1.7	2.8	-	1.7	2.8	mA
			-55°C		-	-	-	-	2	3.3	
			+125°C		-	-	-	-	1.5	2.5	
Device Dissipation	$P_D$		25°C	-	-	50	85	-	50	85	mW
			-55°C		-	-	-	-	60	100	
			+125°C		-	-	-	-	45	75	

## ELECTRICAL CHARACTERISTICS

## Typical Values Intended Only for Design Guidance

Input Capacitance	$C_I$				1.4	1.4	$\mu\text{F}$
Offset Voltage Adjust- ment Range					$\pm 15$	$\pm 15$	mV
Output Resistance	$R_O$				75	75	$\Omega$
Output Short-Circuit Current					25	25	mA
Transient Response	$t_r$	Unity Gain $V_I = 20 \text{ mV}$ $R_L = 2 \text{ k}\Omega$ $C_L \leq 100 \text{ pF}$	10 (test ckt.), 11	Risetime	0.3	0.3	$\mu\text{s}$
				Overshoot	5.0	5.0	%
Slew Rate: Closed Loop	SR	$R_L \geq 2 \text{ k}\Omega$			0.5	0.5	V/ $\mu\text{s}$
				Open Loop <sup>▲</sup>	40	40	

\* Values apply for each of the dual operational amplifiers.

▲ Open-loop slew rate applies only for types CA748C and CA748.




Fig.2—Schematic diagram of operational amplifier with external phase compensation for CA748C and CA748.




Fig.3—Schematic diagram of operational amplifiers with internal phase compensation for CA741C and CA741 and for each amplifier of the CA747C, CA747, CA1458, and CA1558.





Fig.4—Open-loop voltage gain vs. supply voltage for all types.

Fig.5—Open-loop voltage gain vs. frequency for all types.





Fig.6—Common-mode input voltage range vs. supply voltage for all types.

Fig.7—Peak-to-peak output voltage vs. supply voltage for all types.





Fig.8—Voltage-offset null circuit for CA741C, CA741, CA747CE and CA747E.

Fig.9—Voltage-offset null circuit for CA748C and CA748.




Fig.10—Transient response test circuit for all types.








Fig.11—Output voltage vs. transient response time for CA741C and CA741.

**DIMENSIONAL OUTLINES**  
**8-LEAD TO-5-STYLE PACKAGE (DIL-CAN)**



92CS-20296

**8-LEAD TO-5-STYLE PACKAGE JEDEC MO-002-AL**




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0.125	0.160		3.18	4.06
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.500	3	0.00	12.7
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	45° TP			45° TP	
N	8			8	
N <sub>1</sub>	3			3	

**NOTES**


1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).

**10-LEAD TO-5-STYLE PACKAGE JEDEC MO-006-AF**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230 TP		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0	0		0	0
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.500	3	0.00	12.7
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	36° TP			36° TP	
N	10			10	
N <sub>1</sub>	1			1	

**14-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AB**



**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°		0°	15°
N	14			14	
N <sub>1</sub>	0			6	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R1

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

CA3008 CA3015 CA3030  
CA3010 CA3016 CA3037  
CA3029 CA3038

## Operational Amplifiers

Monolithic Silicon

### 6-VOLT TYPES

CA3008  
CA3010  
CA3029  
CA3037

### 12-VOLT TYPES

CA3016  
CA3015  
CA3030  
CA3038

### PACKAGE

14-Lead Flat Pack  
12-Lead TO-5 Style  
14-Lead Plastic Dual In-Line (TO-116)  
14-Lead Ceramic Dual In-Line (TO-116)



CA3008  
CA3010  
CA3016




CA3015  
CA3016  
CA3037  
CA3038

- All types are electrically identical within their voltage groups
- Designed for use in Telemetry, Data-Processing, Instrumentation, and Communication Equipment
- Built-in temperature stability from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  for flatpack, TO-5 style, and ceramic dual in-line packages;  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  for plastic dual in-line package
- Companion Application Notes ICAN-5290, "Integrated Circuit Operational Amplifiers"; ICAN-5213, "Application of the RCA-CA3015, CA3016 Integrated Circuit Operational Amplifiers"; and ICAN-5015, "Application of the RCA-CA3008, CA3010 Integrated Circuit Operational Amplifiers":


### HIGHLIGHTS

6 V Types    12 V Types

• Open-Loop Voltage Gain	60	70	dB typ.
• Common-Mode Rejection Ratio	94	103	dB typ.
• Output Impedance	200	92	$\Omega$ typ.
• Input Offset Voltage	1	1	mV typ.
• Static Power Drain at $\pm 12$ V	-	175	mW typ.
$\pm 6$ V	30	30	mW typ.
$\pm 3$ V	7	7	mW typ.



CA3029, CA3030





CA3037, CA3038

### APPLICATIONS

- Narrow-Band and Band-pass Amplifier
- Operational Functions
- Feedback Amplifier
- DC and Video Amplifier
- Multivibrator
- Oscillator
- Comparator
- Servo Driver
- Scaling Adder
- Balanced Modulator-Driver

### SCHEMATIC DIAGRAMS



**ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, T<sub>A</sub> = 25°C**

Voltage or current limits shown for each terminal can be applied under the indicated voltage or other circuit conditions for other terminals

All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

Terminal		Voltage or Current Limits		Circuit Conditions		
CA3010	CA3008 CA3029 CA3037	Nega- tive	Posi- tive	Terminal Voltage		
12	1	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
				CA3010	CA3008 CA3029 CA3037	
1	2	-8 V	0 V	4 10	6 13	-8 +6
2	3	-4 V	+1 V	1 3 4 10	2 4 6 13	0 0 -6 +6
3	4	-4 V	+1 V	1 2 4 10	2 3 6 13	0 0 -6 +6
	5	NO CONNECTION				
4	6	-10 V	0 V	1 10	2 13	0 +6
	7	NO CONNECTION				
5	8	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
6	9	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
7	10	0 V	+7 V	1 4 10	2 6 13	0 -6 +6
8	11	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
9	12	30 mA		4 10	6 13	-6 +6
		200 Ω Between Terminals 6 & 12 (CA3008, CA3029, CA3037) 4 & 9 (CA3010)				
10	13	0 V	+10 V	1 4	2 6	0 -6
11	14	0 V	+7 V	1 4 10	2 6 13	0 -6 +6
CASE	Internally connected to Terminal No.4, CA3010 (Substrate) DO NOT GROUND					

Terminal		Voltage or Current Limits		Circuit Conditions		
CA3015	CA3016 CA3030 CA3038	Nega- tive	Posi- tive	Terminal Voltage		
12	1	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
				CA3015	CA3016 CA3030 CA3038	
1	2	-16 V	0 V	4 10	6 13	-16 +12
2	3	-8 V	+1 V	1 3 4 10	2 4 6 13	0 0 -12 +12
3	4	-8 V	+1 V	1 2 4 10	2 3 6 13	0 0 -12 +12
	5	NO CONNECTION				
4	6	-20 V	0 V	1 10	2 13	0 +12
	7	NO CONNECTION				
5	8	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
6	9	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
7	10	0 V	+14 V	1 4 10	2 6 13	0 -12 +12
8	11	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
9	12	30 mA		4 10	6 13	-12 +12
		400 Ω Between Terminals 6 & 12 (CA3016, CA3030, CA3038) 4 & 9 (CA3015)				
10	13	0 V	+20 V	1 4	2 6	0 -12
11	14	0 V	+14 V	1 4 10	2 6 13	0 -12 +12
CASE	Internally connected to Terminal No.4, CA3015 (Substrate) DO NOT GROUND					

CA3008 CA3010  
CA3016 CA3015 CA3029  
CA3037 CA3038 CA3030

CA3016 CA3015 CA3008 CA3010  
CA3030 CA3038 CA3029 CA3037

OPERATING TEMPERATURE RANGE . . . -55°C to +125°C -40°C to +85°C  
STORAGE TEMPERATURE RANGE . . . -65°C to +150°C -65°C to +150°C

MAXIMUM SIGNAL VOLTAGE . . . . . -8 V to +1 V -4 V to +1 V  
MAXIMUM DEVICE DISSIPATION . . . . . 600 mW 300 mW

**ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C**

Characteristics	Symbols	Special Test Conditions Terminal No.8 (CA3008, CA3016, CA3029, CA3030, CA3037, CA3038) Terminal No.5 (CA3010, CA3015) Not Connected Unless Otherwise Specified	Test Cir- cuit	CA3008 CA3010 CA3029 CA3037			CA3016 CA3015 CA3030 CA3038			Units	Typical Charac- teristic Curves	
				Fig.	Min.	Typ.	Max.	Min.	Typ.			Max.
<b>STATIC CHARACTERISTICS:</b>												
Input Offset Voltage	V <sub>IO</sub>	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V = +12V = -12V	4	-	1.08	5	-	-	1.37	5	mV	2
Input Offset Current	I <sub>IO</sub>	= +6V = -6V = +12V = -12V	5	-	0.54	5	-	-	1.07	5	μA	2
Input Bias Current	I <sub>IB</sub>	= +6V = -6V = +12V = -12V	5	-	5.3	12	-	-	9.6	24	μA	3
Input Offset Voltage Sensitivity:	Positive	ΔV <sub>IO</sub> /ΔV <sub>CC</sub>	4	-	0.10	1	-	-	0.096	0.5	mV/V	none
	Negative	ΔV <sub>IO</sub> /ΔV <sub>EE</sub>		-	0.26	1	-	-	0.156	0.5		
Device Dissipation	P <sub>D</sub>	= +6 V = -6 V = +12V = -12V	4	-	30	-	-	-	175	-	mW	none
		5 shorted to 9 8 shorted to 12		-	102	-	-	-	500	-		
<b>DYNAMIC CHARACTERISTICS: All tests at f = 1 kHz except BW<sub>OL</sub></b>												
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V = +12V = -12V	8	57	60	-	-	66	70	-	dB	6 & 7
Open-Loop Bandwidth at -3 dB Point	BW <sub>OL</sub>	= +6V = -6V = +12V = -12V	8	200	300	-	-	200	320	-	kHz	6 & 7
Common-Mode Rejection Ratio	CMRR	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V = +12V = -12V	11	70	94	-	-	80	103	-	dB	12
Maximum Output-Voltage Swing	V <sub>O(P-P)</sub>	= +6V = -6V = +12V = -12V	8	4	6.75	-	-	12	14	-	V <sub>P-P</sub>	9 & 10
Input Impedance	Z <sub>IN</sub>	= +6V = -6V = +12V = -12V	14	10	14	-	-	5	7.8	-	kΩ	13
Output Impedance	Z <sub>OUT</sub>	= +6V = -6V = +12V = -12V	15	-	200	-	-	-	92	-	Ω	16
Common-Mode Input-Voltage Range	V <sub>ICR</sub>	= +6V = -6V = +12V = -12V	11	0.5 to -4	-	-	-	0.65 to -8	-	-	V	none

**LEAD TEMPERATURE (During Soldering):**

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)


from case for 10 seconds max.

+265°C

**TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS**

*Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038;*  
*Italic Numbers in Square Boxes are for CA3010, CA3015*


**INPUT OFFSET VOLTAGE AND CURRENT**



92CS-14929

Fig.2


**INPUT BIAS CURRENT**



92CS-14932

Fig.3


**INPUT OFFSET VOLTAGE, INPUT OFFSET VOLTAGE SENSITIVITY, AND DEVICE DISSIPATION TEST CIRCUIT**



92CS-14855

Fig.4

**INPUT OFFSET CURRENT AND INPUT BIAS CURRENT TEST CIRCUIT**



92CS-14854

Fig.5

**Procedure:**

**Input Offset Voltage**

1. Adjust  $V_E$  for a DC Output Voltage ( $V_{OUT}$ ) of  $0 \pm 0.1$  volts.
2. Measure  $V_E$  and record Input Offset Voltage in millivolts as  $V_E/1000$ .

**Input Offset Voltage Sensitivity**

1. Adjust  $V_E$  for a DC Output Voltage ( $V_{OUT}$ ) of  $0 \pm 0.1$  volts.
2. Increase  $|V_{CC}|$  by one volt and record output voltage ( $V_{OUT}$ ).
3. Decrease  $|V_{CC}|$  by one volt and record output voltage ( $V_{OUT}$ ).
4. Divide the difference between  $V_{OUT}$  measured in steps 2 and 3 by the change in  $V_{CC}$  in steps 2 and 3.

$$\frac{V_{OUT}}{V_{CC}} = \frac{V_{OUT}(\text{Step 2}) - V_{OUT}(\text{Step 3})}{2 \text{ volts}}$$

5. Refer the reading to the input by dividing by Open Loop Voltage Gain ( $A_{OL}$ ).

$$V_{IO}/V_{CC} = \frac{V_{OUT}/V_{CC}}{A_{OL}}$$

6. Repeat procedures 1 through 5 for the Negative Supply ( $V_{EE}$ ).

**7. Device Dissipation**

$$P_T = V_{CC}I_C + V_{EE}I_E$$

$I_C$  = Direct Current into Terminal (13) or (10)

$I_E$  = Direct Current out of Terminal (6) or (4)

**Procedure:**

**Input Bias Current and Input Offset Current**

1. Adjust  $V_E$  for  $|V_{OUT}| < 0.1$  V DC.
2. Measure and record  $V_E$  and  $V_{IN4}$ .
3. Calculate the Input Bias Current using the following equation:

$$I_{I4} = \frac{V_{IN4}}{100 \text{ k}\Omega}$$

4. Calculate the Input Offset Current using the following equation:

$$I_{IO} = V_E/100 \text{ k}\Omega$$

**TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS**

*Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038;  
Italic Numbers in Square Boxes are for CA3010, CA3015*

**OPEN-LOOP VOLTAGE GAIN vs. FREQUENCY**  
FOR CA3008, CA3010, CA3015, CA3016,  
CA3037, CA3038




Fig. 6

**OPEN-LOOP VOLTAGE GAIN vs. FREQUENCY**  
FOR CA3029 AND CA3030





Fig. 7

**OPEN-LOOP DIFFERENTIAL VOLTAGE GAIN, MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE, AND OPEN-LOOP BANDWIDTH AT -3 dB POINT TEST CIRCUIT**



92CS-14856

**Procedure:**


1. Adjust  $V_E$  for  $V_{OUT} = \pm 0.1$  V DC.
2. Measure Open-Loop Differential Voltage Gain ( $A_{OL}$ ) at  $f = 1$  kHz.

$$A_{OL} = 20 \text{ Log}_{10} \frac{V_{OUT}}{V_{IN}}$$


3. Measure Maximum Peak-to-Peak Output Voltage at  $f = 1$  kHz.
4. Measure Open-Loop Bandwidth at -3 dB Point.  
Reference Level =  $A_{OL}$  at 1 kHz.

Fig. 8

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE**  
FOR CA3008, CA3010, CA3015, CA3016, CA3037, CA3038



(a)



(b)

Fig. 9

**TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS**

*Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038;*  
*Italic Numbers in Square Boxes are for CA3010, CA3015*

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE FOR CA3029 AND CA3030**





Fig.10

**COMMON-MODE REJECTION RATIO AND COMMON-MODE INPUT-VOLTAGE-RANGE TEST CIRCUIT**



92CM-14858

**Procedures:**

**Common-Mode Rejection Ratio:**

1. Set  $V_{BIAS} = 0$ . Adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1$  V.
2. Apply 1-kHz sinusoidal input signal and adjust for  $V_S = 0.3$  V (RMS).
3. Measure and record the RMS value of  $V_{OUT}$ . An oscilloscope is used for this measurement so that the output signal may be visually separated from noise output.
4. Calculate Common-Mode Voltage Gain:

$$A_{CM} = V_{OUT}/V_S$$

$$A_{CM} \text{ in dB} = -20 \text{ LOG}_{10} V_S/V_{OUT}$$

**5. Calculate Common-Mode Rejection Ratio:**

$$CMR \text{ in dB} = A_{DIFF} \text{ in dB} - A_{CM} \text{ in dB.}$$

**Common-Mode Input-Voltage Range:**

1. Calculate and record CMR for various positive and negative values of  $V_{BIAS}$  within the maximum limits shown on Page 2. The Common-Mode Input-Voltage Range limits are those values of  $V_{BIAS}$  at which CMR is 6 dB less than that calculated in Step 5 of the procedure given above.

Fig.11

**COMMON-MODE REJECTION RATIO vs. FREQUENCY**




Fig.12

**TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS**

*Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038;*  
*Italic Numbers in Square Boxes are for CA3010, CA3015*

**SINGLE-ENDED INPUT IMPEDANCE vs. TEMPERATURE**




Fig.13

**SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT**




Fig.14

**OUTPUT IMPEDANCE TEST CIRCUIT**





Fig.15

**Procedure:**

1. With  $S_2$  in position (c), adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1$  volt.
2. With  $S_1$  in position (a), and  $S_2$  in position (d), record  $V_{OUT1}(rms)$ .
3. With Switch  $S_1$  in position (b), and  $S_2$  in position (d), adjust  $R_L$  until

$$V_{OUT2}(rms) = \frac{V_{OUT1}(rms)}{2}. \text{ Record value of } R_L \text{ as } Z_{OUT}.$$




**OUTPUT IMPEDANCE vs. TEMPERATURE**

Fig.16



**DIMENSIONAL OUTLINES**

**CA3010, CA3015  
TO-5 Style  
12-Lead Package**




92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φ <sub>B</sub>	0.016	0.019	3	0.407	0.482
φ <sub>B1</sub>	0	0		0	0
φ <sub>B2</sub>	0.016	0.021	3	0.407	0.533
φ <sub>D</sub>	0.335	0.370		8.51	9.39
φ <sub>D1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.060	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

- NOTES:
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
  3. φ<sub>B</sub> applies between L<sub>1</sub> and L<sub>2</sub>. φ<sub>B2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
  4. Measure from Max. φ<sub>D</sub>.
  5. N<sub>1</sub> is the quantity of allowable missing leads.
  6. N is the maximum quantity of lead positions.

**CA3008, CA3016**



14 LEAD FLAT PACK  
JEDEC MO-004-AF



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.008	.100		.21	2.54
B	.015	.019	1	.381	.482
C	.003	.006	1	.077	.152
e	.050 TP		2	1.27 TP	
E	.200	.300		5.1	7.6
H	.600	1.000		15.3	25.4
L	.150	.350		3.9	8.8
N	14		3	14	
Q	.005	.050		.13	1.27
S	.000	.050		.00	1.27
Z	.300		4	7.62	
Z <sub>1</sub>	.400		4	10.16	

- NOTES:
1. Refer to Rules for Dimensioning Peripheral Lead Outlines.
  2. Leads within .005" (.12 mm) radius of True Position (TP) at maximum material condition.
  3. N is the maximum quantity of lead positions.
  4. Z and Z<sub>1</sub> determine a zone within which all body and lead irregularities lie.



92SS-4300

**DIMENSIONAL OUTLINES**

**CA3029, CA3030**  
14-Lead Dual In-Line  
Plastic Package  
JEDEC-TO-116



**CA3037, CA3038**  
14-Lead Dual In-Line  
Ceramic Package  
JEDEC-TO-116



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.010	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

- NOTES**
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A <sub>1</sub>	0.020	0.065		0.51	1.65
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.050	0.085		1.27	2.15
S	0.065	0.090		1.66	2.28

- NOTES**
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.



# Linear Integrated Circuits

CA3008A	CA3015A	CA3030A
CA3010A	CA3016A	CA3037A
	CA3029A	CA3038A

## Operational Amplifiers

Monolithic Silicon

6-VOLT TYPES	12-VOLT TYPES	PACKAGE
CA3008A	CA3016A	14-Lead Flat Pack
CA3010A	CA3015A	12-Lead TO-5 Style
CA3029A	CA3030A	14-Lead Plastic Dual In-Line (TO-116)
CA3037A	CA3038A	14-Lead Ceramic Dual In-Line (TO-116)


- These new types have all the desirable features and characteristics of their prototypes plus lower noise figures and improved input characteristics for offset voltage, offset current, bias current, and impedance.
- All types are electrically identical within their voltage groups
- Designed for use in Telemetry, Data-Processing, Instrumentation, and Communication Equipment
- Built-in temperature stability from -55°C to +125°C for Flatpack, TO-5 style, and ceramic dual in-line packages; 0°C to +70°C for plastic dual in-line package
- Companion Application Notes ICAN-5290, "Integrated Circuit Operational Amplifiers"; ICAN-5213, "Application of the RCA-CA3015, CA3016 Integrated Circuit Operational Amplifiers"; and ICAN-5015, "Application of the RCA-CA3008, CA3010 Integrated Circuit Operational Amplifiers" cover Bode characteristics, phase compensation, frequency shaping, and amplifier design.




CA3008A, CA3016A



CA3010A, CA3015A



CA3029A, CA3030A



CA3037A, CA3038A

### HIGHLIGHTS


	6 V Types	12 V Types	
• Open-Loop Voltage Gain	60	70	dB typ.
• Common-Mode Rejection Ratio	94	103	dB typ.
• Input Impedance	20	10	k. typ.
• Input Offset Voltage	0.9	1	mV typ.
• Input Offset Current	0.3	0.5	μA typ.
• Input Bias Current	2.5	4.7	μA typ.
• Input Bias Current at 12V		175	mμA typ.
• Static Power Drain at 6V	30	30	mW typ.
• Static Power Drain at 3V	7	7	mW typ.

### APPLICATIONS


- Narrow-Band and Band-pass Amplifier
- Operational Functions
- Feedback Amplifier
- DC and Video Amplifier
- Multivibrator
- Oscillator
- Comparator
- Servo Driver
- Scaling Adder
- Balanced Modulator-Driver

### SCHEMATIC DIAGRAMS

CA3008A  
CA3016A  
CA3029A  
CA3030A  
CA3037A  
CA3038A



92CM-13381RV



CA3010A  
CA3015A

92CM-1468B

Fig. 1

**ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, T<sub>A</sub> = 25°C**

Voltage or current limits shown for each terminal can be applied under the indicated voltage or other circuit conditions for other terminals

All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

Terminal		Voltage or Current Limits		Circuit Conditions		
CA3010A	CA3008A CA3029A CA3037A	Nega- tive	Posi- tive	Terminal		Voltage
				12	1	
				CA3010A	CA3008A CA3029A CA3037A	
1	2	-8 V	0 V	4 10	6 13	-8 +6
2	3	-4 V	+1 V	1 3 4 10	2 4 6 13	0 0 -6 +6
3	4	-4 V	+1 V	1 2 4 10	2 3 6 13	0 0 -6 +6
	5	NO CONNECTION				
4	6	-10 V	0 V	1 10	2 13	0 +6
-	7	NO CONNECTION				
5	8	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
6	9	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
7	10	0 V	+7 V	1 4 10	2 6 13	0 -6 +6
8	11	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
9	12	30 mA		4 10	6 13	-6 +6
				200 Ω Between Terminals 6 & 12 (CA3008A, CA3029A, CA3037A) 4 & 9 (CA3010A)		
10	13	0 V	+10 V	1 4	2 6	0 -6
11	14	0 V	+7 V	1 4 10	2 6 13	0 -6 +6
CASE	Internally connected to Terminal No.4, CA3010A (Substrate) DO NOT GROUND					

Terminal		Voltage or Current Limits		Circuit Conditions		
CA3015A	CA3016A CA3030A CA3038A	Nega- tive	Posi- tive	Terminal		Voltage
				12	1	
				CA3015A	CA3016A CA3030A CA3038A	
1	2	-16 V	0 V	4 10	6 13	-16 +12
2	3	-8 V	+1 V	1 3 4 10	2 4 6 13	0 0 -12 +12
3	4	-8 V	+1 V	1 2 4 10	2 3 6 13	0 0 -12 +12
-	5	NO CONNECTION				
4	6	-20 V	0 V	1 10	2 13	0 +12
-	7	NO CONNECTION				
5	8	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
6	9	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
7	10	0 V	+14 V	1 4 10	2 6 13	0 -12 +12
8	11	DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL				
9	12	30 mA		4 10	6 13	-12 +12
				400 Ω Between Terminals 6 & 12 (CA3016A, CA3030A, CA3038A) 4 & 9 (CA3015A)		
10	13	0 V	+20 V	1 4	2 6	0 -12
11	14	0 V	+14 V	1 4 10	2 6 13	0 -12 +12
CASE	Internally connected to Terminal No.4, CA3015A (Substrate) DO NOT GROUND					

CA3008A CA3010A  
CA3016A CA3015A CA3029A  
CA3037A CA3038A CA3030A

CA3016A CA3015A CA3008A CA3010A  
CA3030A CA3038A CA3029A CA3037A

OPERATING TEMPERATURE RANGE . . . -55°C to +125°C    -40°C to +80°C    MAXIMUM SIGNAL VOLTAGE . . . . . -8 V to +1 V    -4 V to +1 V  
STORAGE TEMPERATURE RANGE . . . . -65°C to +200°C    -65°C to +150°C    MAXIMUM DEVICE DISSIPATION . . . . . 600 mW    300 mW

**ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C**

Characteristics	Symbols	Special Test Conditions Terminal No.8 (CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A), Terminal No.5 (CA3010A, CA3015A) Not Connected Unless Otherwise Specified	Test Cir- cuit	CA3008A CA3010A CA3029A CA3037A			CA3016A CA3015A CA3030A CA3038A			Units	Typical Charac- teristic Curves	
				Fig.	Min.	Typ.	Max.	Min.	Typ.			Max.
<b>STATIC CHARACTERISTICS:</b>												
Input Offset Voltage	V <sub>IO</sub>	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V = -12V	4	-	0.9	2	-	-	1	2	mV	2
Input Offset Current	I <sub>IO</sub>	= +6V -6V = +12V -12V	5	-	0.3	1.5	-	-	0.5	1.6	μA	2
Input Bias Current	I <sub>IB</sub>	= +6V -6V = +12V -12V	5	-	2.5	4	-	-	4.7	6	μA	3
Input Offset Voltage Sensitivity:	Positive	ΔV <sub>IO</sub> /ΔV <sub>CC</sub>	4	-	0.10	1	-	-	0.096	0.5	mV/V	none
	Negative	ΔV <sub>IO</sub> /ΔV <sub>EE</sub>		-	0.26	1	-	-	0.156	0.5		
Device Dissipation	P <sub>D</sub>	= +6 V -6 V = +12V -12V	4	-	40	-	-	-	175	-	mW	none
		[5] shorted to [9] 8 shorted to 12		V <sub>CC</sub> = +6V V <sub>EE</sub> = -6V V <sub>CC</sub> = +12V, V <sub>EE</sub> = -12V	-	102	-	-	-	500		
<b>DYNAMIC CHARACTERISTICS: All tests at f = 1 kHz except BW<sub>OL</sub></b>												
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V = +12V -12V	8	57	60	-	-	66	70	-	dB	6 & 7
Open-Loop Bandwidth at -3 dB Point	BW <sub>OL</sub>	= +6V -6V = +12V -12V	8	200	300	-	-	200	320	-	kHz	6 & 7
Slew Rate	SR	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V = +12V -12V	none	-	3	-	-	-	7	-	V/μs	none
Common-Mode Rejection Ratio	CMR	V <sub>CC</sub> = +6V, V <sub>EE</sub> = -6V = +12V -12V	11	70	94	-	-	80	103	-	dB	12
Maximum Output-Voltage Swing	V <sub>O(P-P)</sub>	= +6V -6V = +12V -12V	8	4	6.75	-	-	12	14	-	V <sub>P-P</sub>	9 & 10
Input Impedance	Z <sub>IN</sub>	= +6V -6V = +12V -12V	14	15	20	-	-	7.5	10	-	kΩ	13
Output Impedance	Z <sub>OUT</sub>	= +6V -6V = +12V -12V	15	-	160	-	-	-	85	-	Ω	16
Common-Mode Input-Voltage Range	V <sub>ICR</sub>	= +6V -6V = +12V -12V	11	+0.5 -4	-	-	-	+0.65 -8	-	-	V	none
Noise Figure	NF	V <sub>CC</sub> = +3V, V <sub>EE</sub> = -3V = +6V -6V = +9V -9V = +12V -12V	18	-	6.3 8.3	9 12	-	-	6.3 8.3 10 11	9 12 14 16	dB	17

**LEAD TEMPERATURE (During Soldering):**

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)

from case for 10 seconds max.

**ALL TYPES**

..... +265°C

**TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS**

*Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A;*  
*Italic Numbers in Square Boxes are for CA3010A, CA3015A*

**INPUT OFFSET VOLTAGE AND CURRENT**




Fig.2

**INPUT BIAS CURRENT**




Fig.3

**INPUT OFFSET VOLTAGE, INPUT OFFSET VOLTAGE SENSITIVITY, AND DEVICE DISSIPATION TEST CIRCUIT**




Fig.4

**Procedure:**

**Input Offset Voltage**

1. Adjust  $V_E$  for a DC Output Voltage ( $V_{OUT}$ ) of  $0 \pm 0.1$  volts.
2. Measure  $V_E$  and record Input Offset Voltage in millivolts as  $V_E/1000$ .

**Input Offset Voltage Sensitivity**

1. Adjust  $V_E$  for a DC Output Voltage ( $V_{OUT}$ ) of  $0 \pm 0.1$  volts.
2. Increase  $|V_{CC}|$  by 1 volt and record output voltage ( $V_{OUT}$ ).
3. Decrease  $|V_{CC}|$  by 1 volt and record output voltage ( $V_{OUT}$ ).
4. Divide the difference between  $V_{OUT}$  measured in steps 2 and 3 by the change in  $V_{CC}$  in steps 2 and 3.

$$\frac{V_{OUT}}{V_{CC}} = \frac{V_{OUT}(\text{Step 2}) - V_{OUT}(\text{Step 3})}{2 \text{ volts}}$$

5. Refer the reading to the input by dividing by Open Loop Voltage Gain ( $A_{OL}$ ).

$$V_{IO}/V_{CC} = \frac{V_{OUT}/V_{CC}}{A_{OL}}$$

6. Repeat procedures 1 through 5 for the Negative Supply ( $V_{EE}$ ).
7. Device Dissipation

$$P_T = V_{CC}I_C + V_{EE}I_E$$

$$I_C = \text{Direct Current into Terminal 13 or } \boxed{10}$$

$$I_E = \text{Direct Current out of Terminal 6 or } \boxed{4}$$

**Procedure:**

**Input Bias Current and Input Offset Current**

1. Adjust  $V_E$  for  $|V_{OUT}| < 0.1$  V DC.
2. Measure and record  $V_E$  and  $V_{IN4}$
3. Calculate the Input Bias Current using the following equation:

$$I_{I4} = \frac{V_{IN4}}{100 \text{ k}\Omega}$$

4. Calculate the Input Offset Current using the following equation:

$$I_{IO} = V_E/100 \text{ k}\Omega$$

**INPUT OFFSET CURRENT AND INPUT BIAS CURRENT TEST CIRCUIT**




Fig.5

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A;  
 Italic Numbers in Square Boxes are for CA3010A, CA3015A

OPEN LOOP VOLTAGE GAIN vs. FREQUENCY  
 FOR CA3008A, CA3010A, CA3015A, CA3016A,  
 CA3037A, CA3038A




Fig. 6

OPEN LOOP VOLTAGE GAIN vs. FREQUENCY  
 FOR CA3029A AND CA3030A.





Fig. 7

OPEN-LOOP DIFFERENTIAL VOLTAGE GAIN, MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE, AND OPEN-LOOP BANDWIDTH AT -3 POINT TEST CIRCUIT




92CS-14856

Procedure:


1. Adjust  $V_E$  for  $V_{OUT} = \pm 0.1$  V DC.
  2. Measure Open-Loop Differential Voltage Gain ( $A_{OL}$ ) at  $f = 1$  kHz
- $$A_{OL} = 20 \text{ Log}_{10} \frac{V_{OUT}}{V_{IN}}$$
3. Measure Maximum Peak-to-Peak Output Voltage at  $f = 1$  kHz
  4. Measure Open-Loop Bandwidth at -3 dB Point
- Reference Level =  $A_{OL}$  at 1 kHz

Fig. 8

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE  
 FOR CA3008A, CA3010A, CA3015A, CA3016A, CA3037A, CA3038A



(a)




(b)

Fig. 9


**TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS**

*Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A;  
Italic Numbers in Square Boxes are for CA3010A, CA3015A*

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs. LOAD RESISTANCE  
FOR CA3029A AND CA3030A**




(a)



(b)

Fig.10

**COMMON-MODE REJECTION RATIO AND COMMON-MODE  
INPUT-VOLTAGE-RANGE TEST CIRCUIT**



92CM-14858

**Procedures:**

**Common-Mode Rejection Ratio:**

1. Set  $V_{BIAS} = 0$ . Adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1 V$ .
2. Apply 1-kHz sinusoidal input signal and adjust for  $V_S = 0.3 V$  (RMS).
3. Measure and record the RMS value of  $V_{OUT}$ . An oscilloscope is used for this measurement so that the output signal may be visually separated from noise output.
4. Calculate Common-Mode Voltage Gain:

$$A_{CM} = V_{OUT}/V_S$$

$$A_{CM} \text{ in dB} = -20 \text{ LOG}_{10} V_S/V_{OUT}$$

5. Calculate Common-Mode Rejection Ratio:

$$CMR \text{ in dB} = A_{DIFF} \text{ in dB} - A_{CM} \text{ in dB.}$$

**Common-Mode Input-Voltage Range:**

1. Calculate and record CMR for various positive and negative values of  $V_{BIAS}$  within the maximum limits shown on Page 2. The Common-Mode Input-Voltage Range limits are those values of  $V_{BIAS}$  at which CMR is 6 dB less than that calculated in Step 5 of the procedure given above.

Fig.11

**COMMON-MODE REJECTION RATIO vs. FREQUENCY**




Fig.12



**TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS**

*Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A;  
Italic Numbers in Square Boxes are for CA3010A, CA3015A*

**SINGLE-ENDED INPUT IMPEDANCE vs. TEMPERATURE**




Fig.13

**SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT**




Fig.14

**OUTPUT IMPEDANCE TEST CIRCUIT**





Fig.15



**OUTPUT IMPEDANCE vs. TEMPERATURE**

Fig.16

NOISE FIGURE vs. FREQUENCY




Fig.17

92CS-14852

NOISE FIGURE TEST CIRCUIT





Fig.18

92CS-14863

DIMENSIONAL OUTLINES

CA3010A, CA3015A  
TO-5 Style  
12-Lead Package




92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.185	0.185		4.19	4.70
φ <sub>B</sub>	0.016	0.019	3	0.407	0.482
φ <sub>B1</sub>	0	0		0	0
φ <sub>B2</sub>	0.016	0.021	3	0.407	0.533
φ <sub>D</sub>	0.335	0.370		8.51	9.39
φ <sub>D1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.020		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φ<sub>B</sub> applies between L<sub>1</sub> and L<sub>2</sub>. φ<sub>B2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. φ<sub>D</sub>.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.

CA3008A, CA3016A



14 LEAD FLAT PACK  
JEDEC MO-004-AF

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.008	.100		.21	2.54
B	.015	.019	1	.381	.482
C	.003	.006	1	.077	.152
e	.050 TP		2	1.27 TP	
E	.200	.300		5.1	7.6
H	.600	1.000		15.3	25.4
L	.150	.350		3.9	8.8
N	14		3	14	
Q	.005	.050		.13	1.27
S	.008	.050		.00	1.27
Z	.300		4	7.62	
Z <sub>1</sub>	.400		4	10.16	



NOTES:

1. Refer to Rules for Dimensioning Peripheral Lead Outlines.
2. Leads within .005" (.12 mm) radius of True Position (TP) at maximum material condition.
3. N is the maximum quantity of lead positions.
4. Z and Z<sub>1</sub> determine a zone within which all body and lead irregularities lie.

92SS-4300



DIMENSIONAL OUTLINES

CA3029A, CA3030A  
14-Lead Dual In-Line  
Plastic Package



92SS-4296RI

CA3037A, CA3038A  
14-Lead Dual-In-Line  
Ceramic Package



92SS-441IRI

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.290		3.94	5.08
A1	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B1	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E1	0.240	0.260		6.10	6.60
e1	0.100 TP		2	2.54 TP	
eA	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L2	0.000	0.030		0.000	0.76
alpha	0° 14°		4	0° 14°	
N	14		5	14	
N1	0		6	0	
Q1	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28


NOTES

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. eA applies in zone L2 when unit installed.
4. alpha applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N1 is the quantity of allowable missing leads.

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A1	0.020	0.065		0.51	1.65
B	0.014	0.020		0.356	0.508
B1	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E1	0.240	0.260		6.10	6.60
e1	0.100 TP		2	2.54 TP	
eA	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L2	0.000	0.030		0.000	0.76
alpha	0° 15°		4	0° 15°	
N	14		5	14	
N1	0		6	0	
Q1	0.050	0.085		1.27	2.15
S	0.065	0.090		1.66	2.28

NOTES


1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. eA applies in zone L2 when unit installed.
4. alpha applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N1 is the quantity of allowable missing leads.



## Wideband Operational Amplifier

### Features:

- High open-loop gain at video frequencies – 42 dB typ. at 1 MHz
- High unity-gain crossover frequency ( $f_T$ ) – 38 MHz typ.
- Wide power bandwidth –  $V_O = 18$  V p-p typ. at 1.2 MHz
- High slew rate – 70 V/ $\mu$ s (typ.) in 20 dB amplifier  
25 V/ $\mu$ s (typ.) in unity-gain amplifier
- Fast settling time – 0.6  $\mu$ s typ.
- High output current –  $\pm 15$  mA min.
- LM118, 748/LM101 pin compatibility
- Single capacitor compensation
- Offset null terminals



Functional Diagram

92CS-22569

RCA-CA3100S, CA3100T\* is a large-signal wideband, high-speed operational amplifier which has a unity gain crossover frequency ( $f_T$ ) of approximately 38 MHz and an open-loop, 3 dB corner frequency of approximately 110 kHz. It can operate at a total supply voltage of from 14 to 36 volts ( $\pm 7$  to  $\pm 18$  volts when using split supplies) and can provide at least 18 V p-p and 30 mA p-p at the output when operating from  $\pm 15$  volt supplies. The CA3100 can be compensated with a single external capacitor and has dc offset adjust terminals for those applications requiring offset null. (see Fig. 19).

### Applications:

- Video pre-drivers
- Video amplifiers
- Fast peak detectors
- Meter-driver amplifiers
- High-frequency feedback amplifiers
- Oscillators
- Multivibrators
- Voltage-controlled osc.
- Fast comparators

The CA3100 circuit contains both bipolar and P-MOS transistors on a single monolithic chip.

The CA3100 is supplied in either the standard 8-lead TO-5 package ("T" suffix), or in the 8-lead TO-5 dual-in-line formed-lead "DIL-CAN" package ("S" suffix).

\* Formerly developmental number TA6122C.




Fig. 1 – Schematic diagram for CA3100.

92CM-21655R

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$ :**

Supply Voltage (between $V^+$ and $V^-$ terminals)	36	V
Differential Input Voltage	$\pm 12$	V
Input Voltage to Ground*	$\pm 15$	V
Offset Terminal to $V^-$ Terminal Voltage	$\pm 0.5$	V
Output Current	50	mA <sup>●</sup>
Device Dissipation:		
Up to $T_A = 55^\circ\text{C}$ ,	630	mW
Above $T_A = 55^\circ\text{C}$ Derate Linearly at	6.67	mW/ $^\circ\text{C}$

Ambient Temperature Range:

Operating	-55 to +125 $^\circ\text{C}$
Storage	-65 to +150 $^\circ\text{C}$

Lead Temperature (During Soldering):

At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max.	300	$^\circ\text{C}$
---	-----	------------------

\* If supply voltage is less than  $\pm 15$  volts, the maximum input voltage to ground is equal to the supply voltage.

● CA3100S, CA3100T does not contain circuitry to protect against short circuits in the output.

**ELECTRICAL CHARACTERISTICS, At  $T_A = 25^\circ\text{C}$ :**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS SUPPLY VOLTAGE ( $V^+, V^-$ ) = 15 V UNLESS OTHERWISE SPECIFIED	LIMITS		UNITS			
			TYP. CURVE Fig. No.	TEST CIRCUIT Fig. No.		MIN.	TYP.	MAX.
<b>STATIC</b>								
Input Offset Voltage	$V_{IO}$	$V_O = 0 \pm 0.1$ V			-	$\pm 1$	$\pm 5$	mV
Input Bias Current	$I_{IB}$	$V_O = 0 \pm 1$ V	14		-	0.7	2	$\mu\text{A}$
Input Offset Current	$I_{IO}$				-	$\pm 0.05$	$\pm 0.4$	$\mu\text{A}$
Low-Frequency Open-Loop Voltage Gain <sup>➔</sup>	AOL	$V_O = \pm 1$ V Peak, F = 1 kHz	2	19	56	61	-	dB
Common-Mode Input Voltage Range	$V_{ICR}$	CMRR $\geq 76$ dB	11		$\pm 12$	+14 -13	-	V
Common-Mode Rejection Ratio	CMRR	$V_I$ Common Mode = $\pm 12$ V			76	90	-	dB
Maximum Output Voltage Positive	$V_{OM}^+$	Differential Input Voltage = $0 \pm 0.1$ V $R_L = 2$ K $\Omega$	12	23	+9	+11	-	V
Negative	$V_{OM}^-$				-9	-11	-	
Maximum Output Current Positive	$I_{OM}^+$	Differential Input Voltage = $0 \pm 0.1$ V $R_L = 250$ $\Omega$		23	+15	+30	-	mA
Negative	$I_{OM}^-$				-15	-30	-	
Supply Current	$I^+$	$V_O = 0 \pm 0.1$ V, $R_L \geq 10$ K $\Omega$	13		-	8.5	10.5	mA
Power-Supply Rejection Ratio	PSRR	$\Delta V^+ = \pm 1$ V, $\Delta V^- = \pm 1$ V			60	70	-	dB
<b>DYNAMIC</b>								
Unity-Gain Crossover Frequency	$f_T$	$C_C = 0$ , $V_O = 0.3$ V (P-P)	2,3,4	19	-	38	-	MHz
1-MHz Open-Loop Voltage Gain	AOL	f = 1 MHz, $C_C = 0$ , $V_O = 10$ V (P-P)	2,3,4	19	36	42	-	dB
Slew Rate: 20-dB Amplifier	SR	$A_V = 10$ , $C_C = 0$ , $V_I = 1$ V (Pulse)	5,6	20	50	70	-	V/ $\mu\text{s}$
Follower Mode		$A_V = 1$ , $C_C = 10$ pF, $V_I = 10$ V (Pulse)		21	-	25	-	
Power Bandwidth <sup>▲</sup> : 20-dB Amplifier	PBW	$A_V = 10$ , $C_C = 0$ , $V_O = 18$ V (P-P)	10		0.8	1.2	-	MHz
Follower Mode		$A_V = 1$ , $C_C = 10$ pF, $V_O = 18$ V (P-P)	10		-	0.4	-	
Open-Loop Differential Input Impedance	$Z_I$	F = 1 MHz	9		-	30	-	K $\Omega$
Open-Loop Output Impedance	$Z_O$	F = 1 MHz	7		-	110	-	$\Omega$
Wideband Noise Voltage Referred to Input	$e_N(\text{Total})$	BW = 1 MHz, $R_S = 1$ K $\Omega$	8	22	-	8	-	$\mu\text{VRMS}$
Settling Time [To Within $\pm 50$ mV of 9 V Output Swing]	$t_s$	$R_L = 2$ K $\Omega$ , $C_L = 20$ pF		24	-	0.6	-	$\mu\text{s}$

▲ Power Bandwidth =  $\frac{\text{Slew Rate}}{\pi V_O \text{ (P-P)}}$  ➔ Low-frequency dynamic characteristic

TYPICAL CHARACTERISTIC CURVES




Fig. 2 - Open-loop gain, open-loop phase shift vs. frequency.




Fig. 3 - Open-loop gain vs. frequency and temperature.




Fig. 4 - Open-loop gain vs. frequency and supply voltage.




Fig. 5 - Required compensation capacitance vs. closed-loop gain.




Fig. 6 - Slew rate vs. compensation capacitance.




Fig. 7 - Typical open-loop output impedance vs. frequency.

TYPICAL CHARACTERISTIC CURVES (Cont'd)




Fig.8 - Wideband input noise voltage vs. source resistance.




Fig.9 - Typical open-loop differential input impedance vs. frequency.




Fig.10 - Maximum output voltage swing vs. frequency.




Fig.11 - Common-mode input voltage range vs. supply voltage.




Fig.12 - Maximum output voltage vs. supply voltage.




Fig.13 - Supply current vs. supply voltage.




Fig. 14 - Input bias current vs. supply voltage.

TYPICAL APPLICATIONS




Fig. 15 - 20 dB video amplifier.




Fig. 16 - 20 dB video line driver.




Fig. 17 - Fast positive peak detector.




Fig. 18 - 1 MHz meter-driver amplifier.



TEST CIRCUITS




Fig. 19 - Open-loop voltage gain test circuit.




Fig. 20 - Slew rate in 10X amplifier test circuit.




Fig. 21 - Follower slew rate test circuit.




Fig. 22 - Wideband input noise voltage test circuit.




Fig. 23 - Output voltage swing ( $V_{OM}$ ), output current swing ( $I_{OM}$ ) test circuit.





Fig. 24 - Settling time test circuit.


**DIMENSIONAL OUTLINES**

**8-LEAD TO-5 WITH DUAL-IN-LINE  
FORMED LEADS (DIL-CAN)**



92CS-20296

**8-LEAD TO-5  
JEDEC MO-002-AL**



92CS-19431

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
øB	0.016	0.019	3	0.407	0.482
øB <sub>1</sub>	0.125	0.160		3.18	4.06
øB <sub>2</sub>	0.016	0.021	3	0.407	0.533
øD	0.335	0.370		8.51	9.39
øD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
J	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
e	45° TP			45° TP	
N	8		6	8	
N <sub>1</sub>	3		5	3	

**NOTES**


- Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- øB applies between L<sub>1</sub> and L<sub>2</sub>; øB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- Measure from Max. øD.
- N<sub>1</sub> is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.



# Linear Integrated Circuits

Monolithic Silicon

CA108T	CA108S	CA108AT	CA108AS
CA208T	CA208S	CA208AT	CA208AS
CA308T	CA308S	CA308AT	CA308AS



## Precision Operational Amplifiers

For Military, Industrial, and Commercial Applications

### Features:

- Maximum input bias current – 2 nA for CA108 & CA208 series  
7 nA for CA308 series
- Maximum input offset current – 0.2 nA for CA108 & CA208 series  
1 nA for CA308 series
- Supply current of only 300  $\mu$ A, even in saturation
- Maximum input offset voltage of 0.5 mV for "A" suffix types

RCA-CA108T, CA108AT, CA108S, CA108AS, CA208T, CA208AT, CA208S, CA208AS, CA308T, CA308AT, CA308S, and CA308AS are uncompensated precision operational amplifiers using super-beta transistors and feature very low offset parameters, high input impedance, and defined drift rates with temperature change.


### Applications:

- Instrumentation
- Summing amplifier
- Comparator
- Multivibrators
- Band-pass filters
- Sample and hold

In addition to low drift, these super-beta op-amps have input currents sufficiently low to insure low drift, even when using high source resistances, e.g., 10 megohms.

These devices have sufficient supply rejection to operate from unregulated power supplies within a range of  $\pm 2$  V to  $\pm 20$  V, and the input bias current is specifically controlled for use in sample-and-hold applications.

The "A" versions have all the desirable features and characteristics of their prototypes plus exceptionally low input offset voltage characteristics. The CA108, CA108A, CA208, CA208A, CA308, and CA308A are direct replacements for industry types 108,108A,208,208A,308,308A, and they are supplied in either standard 8-lead TO-5 packages or in 8-lead TO-5 packages with dual-in-line formed leads ("DIL-CAN").




FUNCTIONAL DIAGRAM

ELECTRICAL CHARACTERISTICS, MAXIMUM VALUES AT T <sub>A</sub> = 25°C	CA108T CA108S	CA108AT CA108AS	CA208T CA208S	CA208AT CA208AS	CA308T CA308S	CA308AT CA308AS
Input Offset Voltage (V <sub>IO</sub> )	2 mV	0.5 mV	2 mV	0.5 mV	7.5 mV	0.5 mV
Input Offset Current (I <sub>IO</sub> )	0.2 nA			1 nA		
Input Bias Current (I <sub>IB</sub> )	2 nA			7 nA		
Average Temperature Coefficient of Input Offset Voltage ( $\Delta V_{IO}/\Delta T$ )	15 $\mu$ V/°C	5 $\mu$ V/°C	15 $\mu$ V/°C	5 $\mu$ V/°C	30 $\mu$ V/°C	5 $\mu$ V/°C
Ambient Operating-Temperature Range	-55 to +125°C		-25 to +85°C		0 to +70°C	

**Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^{\circ}C$ :**

DC Supply Voltage (Between $V^+$ and $V^-$ Terminals):	
CA108, CA108A, CA208, CA208A . . . . .	40 V
CA308, CA308A . . . . .	36 V
DC Input Voltage . . . . .	$\pm 15$ V
(For supply voltages less than $\pm 15$ V, the absolute maximum input voltage is equal to the supply voltage)	
Differential Input Current . . . . .	$\pm 10$ mA
Output Short-Circuit Duration . . . . .	Indefinite
Device Dissipation . . . . .	500 mW
Ambient Temperature Range:	
Operating — CA108, CA108A . . . . .	$-55^{\circ}C$ to $+125^{\circ}C$
CA208, CA208A . . . . .	$-25^{\circ}C$ to $+85^{\circ}C$
CA308, CA308A . . . . .	$0^{\circ}C$ to $+70^{\circ}C$
Storage — All Types . . . . .	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (During Soldering):	
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10 seconds max. . . . .	$+300^{\circ}C$



92CM-21129

Fig. 1—Schematic diagram for CA108, CA208, CA308, CA108A, CA208A, and CA308A.

**ELECTRICAL CHARACTERISTICS**

CHARACTERISTICS	SYMBOL	FIG. No.	TEST CONDITIONS									LIMITS						UNITS						
			Supply Voltage (V) = ±5 V to ±15 V									CA108 CA208			CA108A CA208A				CA308			CA308A		
			Note 1: Ambient Temperature (T <sub>A</sub> ) over applicable operating temperature range as shown below unless otherwise specified. CA108 CA208 CA308 CA108A CA208A CA308A -55 to +125°C -25 to +85°C 0 to +70°C									Min.	Typ.	Max.	Min.	Typ.	Max.		Min.	Typ.	Max.	Min.	Typ.	Max.
Input Offset Voltage	V <sub>I0</sub>	6,7	T <sub>A</sub> = 25°C									-	0.7	2	-	0.3	0.5	-	2	7.5	-	0.3	0.5	mV
			Note 1									-	-	3	-	-	1	-	-	10	-	-	0.73	
Average Temperature Coefficient of Input Offset Voltage	$\frac{\Delta V_{I0}}{\Delta T}$		Note 1									-	3	15	-	1	5	-	6	30	-	1	5	μV/°C
Input Offset Current	I <sub>I0</sub>	8,9	Note 1									-	-	0.4	-	-	0.4	-	-	1.5	-	-	1.5	nA
			T <sub>A</sub> = 25°C									-	0.05	0.2	-	0.05	0.2	-	0.2	1	-	0.2	1	
Average Temperature Coefficient of Input Offset Current	$\frac{\Delta I_{I0}}{\Delta T}$		Note 1									-	0.5	2.5	-	0.5	2.5	-	2	10	-	2	10	pA/°C
Input Bias Current	I <sub>IB</sub>	10, 11	Note 1									-	-	3	-	-	3	-	-	10	-	-	10	nA
			T <sub>A</sub> = 25°C									-	0.8	2	-	0.8	2	-	1.5	7	-	1.5	7	
Supply Current	I <sub>Q</sub>	12, 13	T <sub>A</sub> = +125°C									-	0.15	0.4	-	0.15	0.4	-	-	-	-	-	-	mA
			T <sub>A</sub> = 25°C									-	0.3	0.6	-	0.3	0.6	-	0.3	0.8	-	0.3	0.8	
Large Signal Voltage Gain	A <sub>v</sub>	2, 14, 15	V = ±15 V, T <sub>A</sub> = 25°C V <sub>O</sub> = ±10 V, R <sub>L</sub> ≥ 10 kΩ									50	300	-	80	300	-	25	300	-	80	300	-	V/mV
			V = ±15 V, V <sub>O</sub> = ±10 V R <sub>L</sub> ≥ 10 kΩ, Note 1									25	-	-	40	-	-	15	-	-	60	-	-	
Input Resistance	R <sub>I</sub>		T <sub>A</sub> = 25°C									30	70	-	30	70	-	10	40	-	10	40	-	MΩ
Output Voltage	V <sub>O</sub>	16, 17	V = ±15 V, R <sub>L</sub> = 10 kΩ, Note 1									±13	±14	-	±13	±14	-	±13	±14	-	±13	±14	-	V
Input Voltage Range	V <sub>I</sub>		V = ±15 V, Note 1									±13.5	-	-	±13.5	-	-	±14	-	-	±14	-	-	
Common-Mode Rejection Ratio	CMRR		Note 1									85	100	-	96	110	-	80	100	-	96	110	-	dB
Supply-Voltage Rejection Ratio	V <sub>RR</sub>		Note 1									80	96	-	96	110	-	80	96	-	96	110	-	

**TEST CIRCUITS**




Fig. 2—Standard frequency-compensation.




Fig. 3—Alternate frequency-compensation.

TYPICAL APPLICATIONS




Fig. 4 - Sample-and-hold circuit.




Fig. 5 - Fast\* summing amplifier circuit.

CHARACTERISTIC CURVES




Fig. 6 - Input offset error for CA3108, CA3108A, CA3208, and CA3208A.




Fig. 7 - Input offset error for CA3308 and CA3308A.




Fig. 8 - Input offset current vs. temperature for CA3108, CA3108A, CA3208, and CA3208A.




Fig. 9 - Input offset current vs. temperature for CA3308 and CA3308A.

CHARACTERISTIC CURVES (Cont'd)




Fig. 10 — Input bias current vs. temperature for CA3108, CA3108A, CA3208, and CA3208A.




Fig. 11 — Input bias current vs. temperature for CA3308 and CA3308A.




Fig. 12 — Supply current vs. supply voltage for CA3108, CA3108A, CA3208, and CA3208A.




Fig. 13 — Supply current vs. supply voltage for CA3308 and CA3308A.




Fig. 14 — Voltage gain vs. supply voltage for CA3108, CA3108A, CA3208, and CA3208A.




Fig. 15 — Voltage gain vs. supply voltage for CA3308 and CA3308A.

CHARACTERISTIC CURVES (Cont'd)




Fig. 16 — Output voltage vs. output current for CA3108, CA3108A, CA3208, and CA3208A.




Fig. 17 — Output voltage vs. output current for CA3308 and CA3308A.




Fig. 18 — Voltage-follower pulse response for all types.




Fig. 19 — Closed-loop output impedance for all types.




Fig. 20 — Input noise voltage for all types.




Fig. 21 — Power-supply rejection for all types.



CHARACTERISTIC CURVES (Cont'd)




Fig. 22 - Open-loop frequency response for all types.




Fig. 23 - Large-signal frequency response for all types.




Fig. 24 - Drift error vs. input resistance for CA3108, CA3108A, CA3208, and CA3208A.




Fig. 25 - Drift error vs. input resistance for CA3308 and CA3308A.

ORDERING INFORMATION


PACKAGE	SUFFIX LETTERS CA3108, CA3108A CA3208, CA3208A CA3308, CA3308A
8-LEAD TO-5	T
8-LEAD ("DIL-CAN") TO-5	S

These packages are identified by Suffix Letters indicated in the chart shown to the right. When ordering these devices, it is important that the appropriate suffix letter be affixed to the type number of the device required.


DIMENSIONAL OUTLINE

8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS

8-LEAD TO-5 JEDEC MO-002-AL



92CS-20296



92CS-19431

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
øB	0.016	0.019	3	0.407	0.482
øB <sub>1</sub>	0.125	0.160		3.18	4.06
øB <sub>2</sub>	0.016	0.021	3	0.407	0.533
øD	0.335	0.370		8.51	9.39
øD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
e	45° TP			45° TP	
N	8		6	8	
N <sub>1</sub>	3		5	3	

NOTES

1. Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. øB applies between L<sub>1</sub> and L<sub>2</sub>. øB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. øD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.


When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices", Form No. 1CE-402, available on request from RCA Solid State Division, Box 3200, Somerville, N.J. 08876.



# Linear Integrated Circuits

Monolithic Silicon

## CA3401E



### Quad Single-Supply Operational Amplifier

For Automotive Electronics and Industrial Control Systems

#### Features:

- Single-supply operation — +5 V to +18 Vdc
- Internally compensated
- Wide unity-gain bandwidth — 5 MHz typ.
- Low input bias current — 50 nA typ.
- High open-loop gain — 2000 V/V typ.

RCA-CA3401E\* is a high-gain monolithic quad operational amplifier designed specifically for applications using a single positive power supply. No external compensation is necessary. Closed-loop stability in each of the four independent amplifiers is maintained by a 3-pF on-chip capacitor. The CA3401E is ideally suited for applications in industrial control systems, automotive electronics, and general-purpose amplifiers, e.g., oscillators, tachometers, active filters, and multichannel amplifiers. The CA3401E is supplied in a 14-lead dual-in-line plastic package and operates over a temperature range of  $-55$  to  $125^{\circ}\text{C}$ . It is a direct replacement for the Motorola MC3401P, is pin-compatible with the Motorola MC3301P, and pin compatible with the National Semiconductor LM3900N.

\* Formerly RCA Dev. No. TA6306.

#### Applications:

- Automotive
- Constant-Current Sources
- Multivibrators
- Sample and Hold
- Square-Wave Generator
- Oscillators
- Tachometers
- Active Filters
- Multi-Channel Amplifiers
- Summing Amplifiers

#### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A=25^{\circ}\text{C}$

DC Supply Voltage	.....	+18	V
Input Signal Current	.....	5	mA
Device Dissipation:			
Up to $T_A = 25^{\circ}\text{C}$	.....	625	mW
Above $T_A = 25^{\circ}\text{C}$	.....	Derate linearly 5 mW/ $^{\circ}\text{C}$	
Ambient Temperature Range:			
Operating	.....	$-55$ to $+125^{\circ}\text{C}$	
Storage	.....	$-65$ to $+150^{\circ}\text{C}$	
Lead Temperature (During soldering):			
At distance $1/16 \pm 1/32$ inch			
( $1.59 \pm 0.79$ mm) from case			
for 10 seconds max.	.....	300	$^{\circ}\text{C}$




Fig. 1—Block diagram of CA3401E.

ELECTRICAL CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$ ,  $V^+ = 15\text{ V}$  (UNLESS INDICATED OTHERWISE)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS			LIMITS	UNITS		
		CIRCUIT	Typical Characteristics Curves	Fig. No.				
							Min.	Typ.
<b>STATIC</b>								
Output Voltage:								
High	$V_{OH}$	5, 6	$0^\circ\text{C} < T_A < 75^\circ\text{C}$		13.5	14.2	—	V
Low	$V_{OL}$				—	0.03	0.1	
Max. Undistorted Output Swing	$V_{OP-P}$				10	13.5	—	
Output Current:								
Source	$I_{SOURCE}$	3		11, 12	5	10	—	mA
Sink	$I_{SINK}$				0.5	1	—	
Total Quiescent Current:								
Noninverting inputs open	$I_Q$	4		10	—	6.9	10	mA
Noninverting inputs grounded					—	7.8	14	
Input Bias Current	$I_{IB}$	3	$R_L = \infty$ $T_A = 25^\circ\text{C}$		—	50	300	nA
			$R_L = \infty$ $0^\circ\text{C} \leq T_A \leq 75^\circ\text{C}$		—	—	500	
<b>DYNAMIC</b>								
Open-Loop Voltage Gain	$A_{OL}$	3	$T_A = 25^\circ\text{C}$	7, 9	1000	2000	—	V/V
			$0^\circ\text{C} \leq T_A \leq 75^\circ\text{C}$		800	—	—	
Input Resistance	$R_I$	3			0.1	1	—	M $\Omega$
Slew Rate	SR		$C_L = 100\text{ pF}$ , $R_L = 5\text{ k}\Omega$		—	0.6	—	V/ $\mu\text{s}$
Unity Gain Bandwidth	BW				—	5	—	MHz
Phase Margin	$\phi$				—	70	—	DEGREES
Power Supply Rejection			$f = 100\text{ Hz}$		—	55	—	dB
Channel Separation	$e_{01}/e_{02}$		$f = 1\text{ kHz}$		—	65	—	dB




Fig. 2— Schematic diagram of CA3401E.

TEST CIRCUITS




Fig. 3 - Open-loop gain and input resistance, input bias current and output current test circuit.




Fig. 4 - Quiescent power supply current test circuit.




Fig. 5 - Output voltage swing test circuit.




Fig. 6 - Peak-to-peak output voltage test circuit.

TYPICAL CHARACTERISTIC CURVES




Fig. 7 - Open-loop voltage gain vs. frequency.




Fig. 8 - Output resistance vs. frequency.




Fig.9 - Open-loop voltage gain vs. supply voltage.




Fig.10 - Supply current vs. supply voltage.




Fig.11 - Source current vs. supply voltage.





Fig.12 - Sink current vs. supply voltage.

**DIMENSIONAL OUTLINE**



- NOTES:
1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. c applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

**Plastic  
JEDEC MO-001-AB 14-Lead**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	●0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

925S-4296R1

# Linear IC Arrays



# Linear Integrated Circuits

## CA3019

### DIODE ARRAY

One Diode "Quad" and Two Isolated Diodes on a Common Substrate

Monolithic Silicon

The CA3019 consists of one Diode "Quad" and two Isolated Diodes on a Common Substrate.

- Designed for use in Telemetry, Data-Processing, Instrumentation, and Communication Equipment
- Built-in Temperature Stability for Operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- 10-Terminal TO-5 Package
- Hermetically Sealed
- Companion Application Note, ICAN-5299 "Application of the RCA CA3019 Integrated-Circuit Diode Array"



10-Pin TO-5



#### HIGHLIGHTS

- Excellent Diode Match
- Low Leakage Current
- Low Pedestal Voltage when Gating

#### APPLICATIONS

- Modulator
- Mixer
- Balanced Modulator
- Analog Switch
- Diode Gate for Chopper-Modulator Applications

#### DIMENSIONAL OUTLINE



\* Connect to most negative circuit potential.  
Fig. 1 - Schematic Diagram for CA3019.



**ABSOLUTE-MAXIMUM RATINGS:**

## DISSIPATION:

Any one diode unit . . . . . 20 max. mW  
 Total for device . . . . . 120 max. mW

## TEMPERATURE RANGE:

Storage . . . . . -65 to +150 °C  
 Operating . . . . . -55 to +125 °C

## LEAD TEMPERATURE (During Soldering)

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
 from case for 10 seconds max. . . . . +265°C

VOLTAGE: See Table Below


Absolute-Maximum Voltage Limits at  $T_A = 25^\circ\text{C}$ 

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-3	+12	7	-6
2	-3	+12	7	-6
3	-3	+12	7	-6
4	-3	+12	7	-6
5	-3	+12	7	-6
6	-3	+12	7	-6
7	-18	0	1, 2, 3, 6, 8	0
8	-3	+12	7	-6
9	-3	+12	7	-6
10	NO CONNECTION			
CASE	INTERNALLY CONNECTED TO TERMINAL 7 DO NOT GROUND			


**ELECTRICAL CHARACTERISTICS, at an Ambient Temperature,  $T_A$ , of 25°C**  
**CHARACTERISTICS APPLY FOR EACH DIODE UNIT, UNLESS OTHERWISE SPECIFIED.**

CHARACTERISTICS	SYMBOLS	TEST CIRCUITS Fig.	SPECIAL TEST CONDITIONS	LIMITS				TYPICAL CHARAC- TERISTICS CURVES Fig.
				TYPE CA3019				
				Min.	Typ.	Max.	Units	
DC Forward Voltage Drop	$V_F$	-	DC Forward Current ( $I_F$ ) = 1 mA	-	0.73	0.78	V	2
DC Reverse Breakdown Voltage	$V_{(BR)R}$	-	DC Reverse Current ( $I_R$ ) = -10 $\mu$ A	4	6	-	V	-
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	$V_{(BR)R}$	-	DC Reverse Current ( $I_R$ ) = -10 $\mu$ A	25	80	-	V	-
DC Reverse (Leakage) Current	$I_R$	-	DC Reverse Voltage ( $V_R$ ) = -4 V	-	0.0055	10	$\mu$ A	3
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	$I_R$	-	DC Reverse Voltage ( $V_R$ ) = -4 V	-	0.010	10	$\mu$ A	-
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	$ V_{F1} - V_{F2} $	-	DC Forward Current ( $I_F$ ) = 1 mA	-	1	5	mV	-
Single Diode Capacitance	$C_D$	-	Frequency (f) = 1 MHz DC Reverse Voltage ( $V_R$ ) = -2 V	-	1.8	-	pF	4
Diode Quad-to-Substrate Capacitance	$C_{DQ-I}$		Frequency (f) = 1 MHz DC Reverse Voltage ( $V_R$ ) between Terminal 2,5,6, or 8 of Diode Quad and Terminal 7 (Substrate) = -2 V					
			Terminal 2 or 6 to Terminal 7	-	4.4	-	pF	5
			Terminal 5 or 8 to Terminal 7	-	2.7	-	pF	6
Series Gate Switching Pedestal Voltage	$V_S$	7		-	10	-	mV	-

**TYPICAL CHARACTERISTICS**



**Fig.2 - DC Forward Voltage Drop (any Diode) vs Temperature for CA3019.**



**Fig.3 - Reverse (Leakage) Current (any Diode) vs Temperature for CA3019.**

TYPICAL CHARACTERISTICS




Fig.4 - Diode Capacitance (any Diode) vs Reverse Voltage for CA3019.




Fig.5 - Diode Quad-to-Substrate Capacitance vs Reverse Voltage for CA3019.




Fig.6 - Diode Quad-to-Substrate Capacitance vs Reverse Voltage for CA3019.




Fig.7 - Series Gate Switching Test Setup for CA3019.



# Linear Integrated Circuits

## CA3039

### Diode Array

Six Matched Diodes on a Common Substrate  
Monolithic Silicon

The RCA-CA3039 consists of six ultra-fast, low capacitance diodes on a common monolithic substrate. Integrated circuit construction assures excellent static and dynamic matching of the diodes, making the array extremely useful for a wide variety of applications in communication and switching systems.

Five of the diodes are independently accessible, the sixth shares a common terminal with the substrate.

For applications such as balanced modulators or ring modulators where capacitive balance is important, the substrate should be returned to a DC potential which is significantly more negative (with respect to the active diodes) than the peak signal applied.

#### APPLICATIONS

- Balanced modulators or demodulators
- Ring modulators
- High speed diode gates
- Analog switches

### ULTRA-FAST LOW-CAPACITANCE MATCHED DIODES

### For Applications in Communications and Switching Systems



12-Lead TO-5

#### FEATURES

- Excellent reverse recovery time – 1 ns typ.
- Matched monolithic construction –  
 $V_F$  matched within 5 mV
- Low diode capacitance –  
 $C_D = 0.65$  pF typical at  $V_R = -2$  V




Fig. 1 - Schematic Diagram for CA3039

**ABSOLUTE MAXIMUM RATINGS at T<sub>A</sub> = 25 °C**

<p><b>Dissipation:</b>                  Any one diode unit. . . . . 100 mW                  Total for device . . . . . 600 mW                  For T<sub>A</sub> &gt; 55 °C . . . . . derate linearly 5.7 mW/°C</p> <p><b>Temperature Range:</b>                  Operating . . . . . -55 to +125 °C                  Storage . . . . . -65 to +150°C</p>	<p>Peak Inverse Voltage, PIV for: D<sub>1</sub>-D<sub>5</sub>. . . . . 5 V                  D<sub>6</sub> . . . . . 0.5 V</p> <p>Peak Diode-to-Substrate Voltage, V<sub>DI</sub>                  for D<sub>1</sub>-D<sub>5</sub> (term. 1,4,5,8 or 12 to term. 10) +20, -1 V</p> <p>DC Forward Current, I<sub>F</sub> . . . . . 25 mA                  Peak Recurrent Forward Current, I<sub>F</sub> . . . . . 100 mA                  Peak Forward Surge Current, I<sub>F</sub> (surge) . . . . . 100 mA</p>
---	--

**LEAD TEMPERATURE (During Soldering)**

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
 from case for 10 seconds max. . . . . + 265 °C

**ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25° C**

*Characteristics apply for each diode unit, unless otherwise specified.*

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS			UNITS	CHARACTERISTIC CURVES FIG.
			MIN.	TYP.	MAX.		
DC Forward Voltage Drop	V <sub>F</sub>	I <sub>F</sub> = 50 μA	-	0.65	0.69	V	2
		1 mA	-	0.73	0.78	V	
		3 mA	-	0.76	0.80	V	
		10 mA	-	0.81	0.90	V	
DC Reverse Breakdown Voltage	V <sub>(BR)R</sub>	I <sub>R</sub> = -10 μA	5	7	-	V	-
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V <sub>(BR)R</sub>	I <sub>R</sub> = -10 μA	20	-	-	V	-
DC Reverse (Leakage) Current	I <sub>R</sub>	V <sub>R</sub> = -4 V	-	0.016	100	nA	3
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I <sub>R</sub>	V <sub>R</sub> = -10 V	-	0.022	100	nA	4
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V <sub>F1</sub> - V <sub>F2</sub>	I <sub>F</sub> = 1 mA	-	0.5	5	mV	2
Temperature Coefficient of  V <sub>F1</sub> - V <sub>F2</sub>	$\frac{\Delta  V_{F1} - V_{F2} }{\Delta T}$	I <sub>F</sub> = 1 mA	-	1	-	μV/°C	5
Temperature Coefficient of Forward Drop	$\frac{\Delta V_F}{\Delta T}$	I <sub>F</sub> = 1 mA	-	-1.9	-	mV/°C	6
DC Forward Voltage Drop for Anode-to-Substrate Diode (D <sub>5</sub> )	V <sub>F</sub>	I <sub>F</sub> = 1 mA	-	0.65	-	V	-
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 10 mA, I <sub>R</sub> = 10 mA	-	1	-	ns	-
Diode Resistance	R <sub>D</sub>	f = 1 kHz, I <sub>F</sub> = 1 mA	25	30	45	Ω	7
Diode Capacitance	C <sub>D</sub>	V <sub>R</sub> = -2 V, I <sub>F</sub> = 0	-	0.65	-	pF	8
Diode-to-Substrate Capacitance	C <sub>DI</sub>	V <sub>DI</sub> = +4 V, I <sub>F</sub> = 0	-	3.2	-	pF	9

TYPICAL CHARACTERISTICS




Fig. 2 - DC forward voltage drop (any diode) and diode offset voltage vs DC forward current




Fig. 5 - Diode offset voltage (any diode) vs temperature




Fig. 3 - DC reverse (leakage) current (diodes 1,2,3,4,5) vs temperature




Fig. 6 - DC forward voltage drop (any diode) vs temperature




Fig. 4 - DC reverse (leakage) current between diodes (1,2,3,4,5) and substrate vs temperature




Fig. 7 - Diode resistance (any diode) vs DC forward current

TYPICAL CHARACTERISTICS




Fig. 8 - Diode capacitance (diodes 1,2,3,4,5) vs reverse voltage





Fig. 9 - Diode-to-substrate capacitance vs reverse voltage

DIMENSIONAL OUTLINE



92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φ <sub>B</sub>	0.016	0.019	3	0.407	0.482
φ <sub>B1</sub>	0	0		0	0
φ <sub>B2</sub>	0.016	0.021	3	0.407	0.533
φ <sub>D</sub>	0.335	0.370		8.51	9.39
φ <sub>D1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.662	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	


NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φ<sub>B</sub> applies between L<sub>1</sub> and L<sub>2</sub>. φ<sub>B2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. φ<sub>D</sub>.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits

Monolithic Silicon  
**CA3081, CA3081F**  
**CA3082, CA3082F**



## General-Purpose High-Current N-P-N Transistor Arrays

CA3081—Common-Emitter Array      CA3082—Common-Collector Array

Directly Drive 7-Segment Incandescent Displays and Light-Emitting-Diode (LED) Displays

### Features

- 7 transistors permit a wide range of applications in either a common-emitter (CA3081) or common-collector (CA3082) configuration
- High  $I_C$ : 100 mA max.      ■ Low  $V_{CE\ sat}$  (at 50 mA): 0.4 V typ.

### Applications

- Drivers for:
  - Incandescent display devices (e.g. RCA NUMITRON DR2000 Series and lamps)
  - LED (e.g. RCA-40736R GaAs High-Efficiency Emitting Diode)
  - Relay control      — Thyristor firing

RCA-CA3081\* and CA3082\* consist of seven high-current (to 100 mA) silicon n-p-n transistors on a common monolithic substrate. The CA3081 is connected in a common-emitter configuration and the CA3082 is connected in a common-collector configuration.

The CA3081 and CA3082 are capable of directly driving seven-segment displays, such as the RCA NUMITRON devices (DR2000 and DR2010), and light-emitting diode

(LED) displays. These types are also well-suited for a variety of other driver applications, including relay control and thyristor firing.

The CA3081 and CA3082 are supplied in a 16-lead dual-in-line plastic package, and the CA3081F and CA3082F in a 16-lead dual-in-line frit-seal ceramic package, which includes a separate substrate connection for maximum flexibility in circuit design.

\* Formerly developmental types TA5858 and TA6033, respectively.




Fig. 1—Functional diagrams of types CA3081 and CA3082.



**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

**Power Dissipation:**

Any one transistor .....	500	mW
Total package .....	750	mW
Above $55^\circ\text{C}$ .....	Derate linearly 6.67	mW/ $^\circ\text{C}$

**Ambient Temperature Range:**

Operating .....	$-55$ to $+125$	$^\circ\text{C}$
Storage .....	$-65$ to $+150$	$^\circ\text{C}$

**Lead Temperature (During Soldering):**

At distance $1/16'' \pm 1/32''$ (1.59 mm $\pm$ 0.79 mm)		
from case for 10 seconds max. ....	265	$^\circ\text{C}$

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage ( $V_{\text{CEO}}$ ) .....	16	V
Collector-to-Base Voltage ( $V_{\text{CBO}}$ ) .....	20	V
Collector-to-Substrate Voltage ( $V_{\text{C1O}}$ ) <sup>■</sup> .....	20	V
Emitter-to-Base Voltage ( $V_{\text{EBO}}$ ) .....	5	V
Collector Current ( $I_{\text{C}}$ ) .....	100	mA
Base Current ( $I_{\text{B}}$ ) .....	20	mA

The collector of each transistor of the CA3081 and CA3082 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and

provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$**

**For Equipment Design**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
			Typ. Char. Curve Fig. No.	Min.	Typ.	Max.	
Collector-to-Base Breakdown Voltage	$V_{(\text{BR})\text{CES}}$	$I_{\text{C}} = 500 \mu\text{A}, I_{\text{E}} = 0$	—	20	60	—	V
Collector-to-Substrate Breakdown Voltage	$V_{(\text{BR})\text{C1O}}$	$I_{\text{C1}} = 500 \mu\text{A}, I_{\text{E}} = 0, I_{\text{B}} = 0$	—	20	60	—	V
Collector-to-Emitter Breakdown Voltage	$V_{(\text{BR})\text{CEO}}$	$I_{\text{C}} = 1 \text{ mA}, I_{\text{B}} = 0$	—	16	24	—	V
Emitter-to-Base Breakdown Voltage	$V_{(\text{BR})\text{EBO}}$	$I_{\text{C}} = 500 \mu\text{A}$	—	5	6.9	—	V
DC Forward-Current Transfer Ratio	hFE	$V_{\text{CE}} = 0.5 \text{ V}, I_{\text{C}} = 30 \text{ mA}$	—	30	68	—	
		$V_{\text{CE}} = 0.8 \text{ V}, I_{\text{C}} = 50 \text{ mA}$	—	40	70	—	
Base-to-Emitter Saturation Voltage	$V_{\text{BE sat}}$	$I_{\text{C}} = 30 \text{ mA}, I_{\text{B}} = 1 \text{ mA}$	3	—	0.87	1.0	V
Collector-to-Emitter Saturation Voltage: CA3081, CA3082	$V_{\text{CE sat}}$	$I_{\text{C}} = 30 \text{ mA}, I_{\text{B}} = 1 \text{ mA}$	—	—	0.27	0.5	V
		CA3081 $I_{\text{C}} = 50 \text{ mA}, I_{\text{B}} = 5 \text{ mA}$	4	—	0.4	0.7	
		CA3082 $I_{\text{C}} = 50 \text{ mA}, I_{\text{B}} = 5 \text{ mA}$	4	—	0.4	0.8	
Collector-Cutoff-Current	$I_{\text{CEO}}$	$V_{\text{CE}} = 10 \text{ V}, I_{\text{B}} = 0$	—	—	—	10	$\mu\text{A}$
Collector-Cutoff Current	$I_{\text{CBO}}$	$V_{\text{CB}} = 10 \text{ V}, I_{\text{E}} = 0$	—	—	—	1	$\mu\text{A}$

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR OF TYPES CA3081 AND CA3082




Fig.2- $h_{FE}$  vs.  $I_C$




Fig.3- $V_{BEsat}$  vs.  $I_C$




Fig.4- $V_{CEsat}$  vs.  $I_C$  at  $T_A = 25^\circ C$ .




Fig.5- $V_{CEsat}$  vs.  $I_C$  at  $T_A = 70^\circ C$ .

TYPICAL READ-OUT DRIVER APPLICATIONS





Fig.6-Schematic diagram showing one transistor of the CA3081 driving one segment of an incandescent display.



\*THE RESISTANCE FOR R IS DETERMINED BY THE RELATIONSHIP

$$R = \frac{V_P - V_{BE} - V_f(LED)}{I(LED)}$$

$$R = 0 \text{ FOR } V_P = V_{BE} + V_f(LED)$$


WHERE:  $V_P$  = INPUT PULSE VOLTAGE

$V_f$  = FORWARD VOLTAGE DROP ACROSS THE DIODE

Fig.7-Schematic diagram showing one transistor of the CA3082 driving a light-emitting diode (LED).

**DIMENSIONAL OUTLINE**

**16-LEAD DUAL-IN-LINE PLASTIC OR FRIT-SEAL PACKAGE – JEDEC MO-001-AC**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		.2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1

**NOTES:**


1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. a applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



# Linear Integrated Circuits

Monolithic Silicon

## CA3083, CA3083F



### General-Purpose High-Current N-P-N Transistor Array

#### Applications

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Circuit Transistor Array" for suggested applications

RCA-CA3083 is a versatile array of five high-current (to 100mA) n-p-n transistors on a common monolithic substrate. In addition, two of these transistors (Q1 and Q2) are matched at low currents (i.e. 1mA) for applications in which offset parameters are of special importance.

Independent connections for each transistor plus a separate terminal for the substrate permit maximum flexibility in circuit design. The CA3083 is supplied in a 16-lead dual-in-line plastic package, and the CA3083F in a 16-lead dual-in-line frit-seal ceramic package.

#### Features

- High  $I_C$ : 100mA max.
- Low  $V_{CEsat}$  (at 50mA): 0.7V max.
- Matched pair (Q1 and Q2)—  
 $V_{IO}$  ( $V_{BE}$  matched):  $\pm 5$  mV max.  
 $I_{IO}$  (at 1mA): 2.5  $\mu$ A max.
- 5 independent transistors plus separate substrate connection




Fig.1—Functional diagram of the CA3083.

**MAXIMUM RATINGS, Absolute-Maximum Values at T<sub>A</sub> = 25°C**

**Power Dissipation:**

Any one transistor	500	mW
Total package	750	mW
Above 55°C	Derate linearly 6.67	mW/°C

**Ambient Temperature Range:**

Operating	-55 to +125	°C
Storage	-65 to +150	°C

**Lead Temperature (During Soldering):**

At distance 1/16" ± 1/32" (1.59 mm ± 0.79 mm) from case for 10 seconds max.	265	°C
--	-----	----

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage (V <sub>CEO</sub> )	15	V
Collector-to-Base Voltage (V <sub>CBO</sub> )	20	V
Collector-to-Substrate Voltage (V <sub>CIO</sub> ) <sup>■</sup>	20	V
Emitter-to-Base Voltage (V <sub>EBO</sub> )	5	V
Collector Current (I <sub>C</sub> )	100	mA
Base Current (I <sub>B</sub> )	20	mA

<sup>■</sup> The collector of each transistor of the CA3083 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

**ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C**

**For Equipment Design**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			Min.	Typ.	Max.		
<b>For Each Transistor:</b>							
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 100μA, I <sub>E</sub> = 0	20	60	—	V	
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	15	24	—	V	
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>CI</sub> = 100μA, I <sub>B</sub> = 0, I <sub>E</sub> = 0	20	60	—	V	
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 500μA, I <sub>C</sub> = 0	5	6.9	—	V	
Collector-Cutoff-Current	I <sub>CEO</sub>	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0	—	—	10	μA	
Collector-Cutoff-Current	I <sub>CBO</sub>	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	—	—	1	μA	
DC Forward-Current Transfer Ratio	h <sub>FE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA I <sub>C</sub> = 50mA	2	40 40	76 75	—	
Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA	3	0.65	0.74	0.85	V
Collector-to-Emitter Saturation Voltage	V <sub>CEsat</sub>	I <sub>C</sub> = 50mA, I <sub>B</sub> = 5mA	4	—	0.40	0.70	V
<b>For Transistors Q1 and Q2 (As a Differential Amplifier):</b>							
Absolute Input Offset Voltage	V <sub>IO</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	7	—	1.2	5	mV
Absolute Input Offset Current	I <sub>IO</sub>		8	—	0.7	2.5	μA

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.2 -  $h_{FE}$  vs  $I_C$




Fig.3 -  $V_{BE}$  vs  $I_C$




Fig.4 -  $V_{CEsat}$  vs  $I_C$  at 25°C




Fig.5 -  $V_{CEsat}$  vs  $I_C$  at 70°C




Fig.6 -  $V_{BEsat}$  vs  $I_C$

TYPICAL STATIC CHARACTERISTICS FOR DIFFERENTIAL AMPLIFIER




Fig.7—  $V_{IO}$  vs  $I_C$  (transistors Q1 and Q2 as a differential amplifier).





Fig.8—  $I_{IO}$  vs  $I_C$  (transistors Q1 and Q2 as a differential amplifier).

DIMENSIONAL OUTLINE

16-LEAD DUAL-IN-LINE PLASTIC OR FRIT-SEAL PACKAGE — JEDEC MO-001-AC



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
$\alpha$	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1

NOTES:


1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4.  $\alpha$  applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013"



# Linear Integrated Circuits

Monolithic Silicon

## CA3084



### General-Purpose P-N-P Transistor Array

#### FEATURES

- Matched transistor pair (Q1 and Q2)
  - $V_{IO}$  ( $V_{BE}$  matched):  $\pm 6\text{mV}$  max.
  - $I_{IO}$  (at  $100\ \mu\text{A}$ ):  $\pm 0.6\ \mu\text{A}$
- Wide operating current range
- Low noise figure - - 3.2 dB typ. at 1 kHz

RCA-CA3084\* is a general-purpose silicon p-n-p transistor array incorporating two independent transistors, a Darlington circuit, and a current-mirror pair with a shared diode.

The two independent transistors in the array may be used in a variety of circuit applications. The Darlington pair may be employed as the equivalent of a single high-beta transistor. The current-mirror pair is well suited for constant-current applications and can also be used as the active loads in a differential amplifier which uses n-p-n transistors.

The total array is especially useful for a wide range of applications in systems having low-power and low-frequency requirements. Although the transistors may be used as discrete units in conventional circuits, they offer the advantages inherent in integrated-circuit construction, that is, to provide close electrical and thermal matching.

The CA3084 utilizes the 14-lead dual-in-line plastic package.

\*Formerly developmental type TA5799A.

#### APPLICATIONS

- General use in signal processing systems having low-power and low-frequency requirements
- Differential amplifiers
- Temperature compensated amplifiers
- Active loads for differential amplifiers using n-p-n transistors
- Complementary uses with RCA n-p-n transistor arrays




Fig. 1 - Functional diagram of the CA3084.



ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

For Equipment Design

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
			Typ. Characteristics Curve Fig. No.	Min.	Typ.	Max.	
For Each Transistor:							
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = -10\text{V}, I_E = 0$	2	—	-0.055	-100	nA
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = -10\text{V}, I_B = 0$	3	—	-0.12	-100	nA
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_{CE} = -100\mu\text{A}, I_B = 0$	—	-40	-70	—	V
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_{CB} = -100\mu\text{A}, I_E = 0$	—	-40	-80	—	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_{EB} = -100\mu\text{A}, I_C = 0$	—	-40	-100	—	V
Emitter-to-Substrate Breakdown Voltage	$V_{(BR)EIO}$	$I_{EI} = 100\mu\text{A}$	—	-40	-100	—	V
Collector-to-Emitter Saturation Voltage	$V_{CEsat}$	$I_E = 1\text{mA}, I_B = 100\mu\text{A}$	4	—	-0.125	-0.25	V
Base-to-Emitter Voltage	$V_{BE}$	$I_E = 100\mu\text{A}, V_{CE} = -10\text{V}$	5	-0.50	-0.59	-0.68	V
DC Forward-Current Transfer Ratio	$h_{FE}$		7	15	40	—	
For Transistors Q1 and Q2 (As a Differential Amplifier):							
Magnitude of Input Offset Voltage	$ V_{IO} $	$I_E = 100\mu\text{A}, V_{CE} = -10\text{V}$	8	—	0.422	6	mV
Input Offset Current	$I_{IO}$		—	-0.6	0	0.6	$\mu\text{A}$
For Transistors Q3 and Q4 (Current-Mirror Configuration):							
Collector Current (Normalized)	$I_C/I_5$	$V_{CE} = -5\text{V}, V_{CIO} = -5\text{V},$ Term. 13 = Gnd. $I_5 = -100\mu\text{A},$	10	0.85	1.00	1.15	
Magnitude of Collector Current Ratio	$ I_C(Q3)/I_C(Q4) $		11	0.90	1.00	1.10	
For Transistors Q5 and Q6 (Darlington Configuration):							
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = -10\text{V}, I_B = 0$	—	—	—	-1.0	$\mu\text{A}$
Base-to-Emitter Voltage	$V_{BE}$	$I_E = 100\mu\text{A}, V_{CE} = -10\text{V}$	13	0.92	1.07	1.20	V
DC Forward-Current Transfer Ratio	$h_{FE}$		15	100	1230	—	

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

Typical Values Intended Only For Design Guidance

Magnitude of Temperature Coefficient:							
$V_{BE}$ (for each transistor)	$ \Delta V_{BE}/\Delta T $	$I_E = 100\mu\text{A},$	6	-1.78			$\text{mV}/^\circ\text{C}$
$V_{IO}$ (as a differential amplifier)	$ \Delta V_{IO}/\Delta T $	$V_{CE} = -10\text{V}$	9	0.54			$\mu\text{V}/^\circ\text{C}$
$V_{BE}$ (Darlington configuration)	$ \Delta V_{BE}/\Delta T $		14	-3.7			$\text{mV}/^\circ\text{C}$
For Each Transistor:							
Input Resistance	$R_I$	$f = 1\text{kHz}, V_{CE} = -10\text{V},$	19	9			$\text{k}\Omega$
Output Resistance	$R_O$	$I_C = -100\mu\text{A}$	20	—	600	—	$\text{k}\Omega$
Forward Transconductance	$g_m$		22	—	3	—	$\text{mmho}$
Collector-to-Base Capacitance	$C_{CBO}$	$I_{CB} = 0$	23	—	3.3	—	$\text{pF}$
Collector-to-Emitter Capacitance	$C_{CEO}$	$I_{CE} = 0$	23	—	2.5	—	$\text{pF}$
Base-to-Substrate Capacitance	$C_{BIO}$	$I_{CIO} = 0$	23	—	4.5	—	$\text{pF}$

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

**Dissipation:**

Any one transistor .....	200	mW*
Total package .....	750	mW
Above $T_A = 55^\circ\text{C}$ .....	derate linearly 6.67	mW/ $^\circ\text{C}$

**Ambient Temperature Range:**

Operating .....	-40 to +85	$^\circ\text{C}$
Storage .....	-65 to +150	$^\circ\text{C}$

**Lead Temperature (During Soldering):**

At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79\text{mm}$ ) from case for 10 seconds max. ....	+265	$^\circ\text{C}$
---	------	------------------

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage ( $V_{CE0}$ ) .....	-40	V
Collector-to-Base Voltage ( $V_{CBO}$ ) .....	-40	V
Base-to-Substrate Voltage ( $V_{BIO}$ )* .....	-40	V
Emitter-to-Base Voltage ( $V_{EBO}$ ) .....	-40	V
Collector Current ( $I_C$ ) .....	-10	mA

\*The base of each transistor of the CA3084 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any base voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (4) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

**STATIC CHARACTERISTICS FOR EACH TRANSISTOR**




Fig.2 -  $I_{CBO}$  vs  $T_A$




Fig.3 -  $I_{CEO}$  vs  $T_A$




Fig.4 -  $V_{CEsat}$  vs  $I_E$




Fig.5 -  $V_{BE}$  vs  $I_E$

STATIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.6— $V_{BE}$  vs  $T_A$




Fig.7— $h_{FE}$  vs  $I_E$




Fig.8— $V_{IO}$  vs  $I_C$  (transistors Q1 and Q2 as a differential amplifier).




Fig.9— $V_{IO}$  vs  $T_A$  (transistors Q1 and Q2 as a differential amplifier).

STATIC CHARACTERISTICS FOR CURRENT-MIRROR CONFIGURATION




Fig.10—Normalized  $I_C$  vs  $T_A$  (transistors Q3 and Q4 in a current-mirror configuration).




Fig.11— $I_C$  ratio vs  $I_5$  (transistors Q3 and Q4 in a current-mirror configuration).

STATIC CHARACTERISTICS FOR DIFFERENTIAL AMPLIFIER




Fig.12— $I_C$  vs  $I_E$  (transistors Q3 and Q4 in a current-mirror configuration).




Fig.13— $V_{BE}$  vs  $I_E$  (transistors Q5 and Q6 in a darlington configuration).




Fig.14— $V_{BE}$  vs  $T_A$  (transistors Q5 and Q6 in a darlington configuration).




Fig.15— $h_{FE}$  vs  $I_E$  (transistors Q5 and Q6 in a darlington configuration).

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.16 — NF vs  $I_C$  at  $R_S = 500\Omega$




Fig.17 — NF vs  $I_C$  at  $R_S = 1k\Omega$




Fig.18 — NF vs  $I_C$  at  $R_S = 10k\Omega$




Fig.19 —  $R_I$  vs f




Fig.20 —  $R_O$  vs f




Fig.21 — Normalized  $R_I$  and  $R_O$  vs  $I_C$

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.22 -  $g_m$  vs  $f$





Fig.23 - Transistor capacitances vs collector voltages ( $V_{CE0}$ ,  $V_{CB0}$ ,  $V_{CI0}$ )

DIMENSIONAL OUTLINE

14-LEAD DUAL-IN-LINE PLASTIC PACKAGE—JEDEC MO-001-AB



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.060		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012	• 0.012	0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°		4	15°
N	14			5	14
N <sub>1</sub>	0			6	0
O <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28


92SS-4296R1

- NOTES:
- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  - Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  - e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  - α applies to spread leads prior to installation.
  - N is the maximum quantity of lead positions.
  - N<sub>1</sub> is the quantity of allowable missing leads.
  - When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon  
**CA3096AE**  
**CA3096E**



## N-P-N/P-N-P Transistor-Array IC

### Features:

- Matched General-Purpose Transistors (CA3096AE Only)
- Input Offset Voltage  $\pm 5$  mV
- Input Offset Current:
  - p-n-p Pair  $\pm 250$  nA max. @  $I_C = -100$   $\mu$ A
  - n-p-n Pair  $\pm 0.6$   $\mu$ A max. @  $I_C = 1$  mA
- High  $h_{FE}$ 
  - n-p-n transistor: 150 min. @  $I_C = 1$  mA
  - p-n-p transistor: 40 min. @  $I_C = 100$   $\mu$ A
- High Breakdown Voltages:
  - n-p-n transistor:  $V_{(BR)CEO} = 35$  V min;  $V_{(BR)CBO} = 45$  V min.
  - p-n-p transistor:  $V_{(BR)CEO} = 40$  V min;  $V_{(BR)CBO} = 40$  V min.
- Separate Substrate Connection

RCA-CA3096E and CA3096AE are general-purpose high-voltage silicon transistor arrays. Each array consists of five independent transistors (two p-n-p and three n-p-n types) on a common substrate, which has a separate connection. Independent connections for each transistor permit maximum flexibility in circuit design.

Types CA3096AE and CA3096E are identical, except that the CA3096AE specifications include parameter matching and greater stringency in  $I_{CBO}$ ,  $I_{CEO}$ , and  $V_{CE(SAT)}$  (see Table I).

CA3096E and CA3096AE are supplied in 16-lead dual-in-line plastic packages.

Formerly RCA Developmental No. TA6270.

**MAXIMUM RATINGS, Absolute Maximum Values at  $T_A = 25^\circ\text{C}$**

	Each n-p-n Transistor	Each p-n-p Transistor	
Collector-to-Emitter Voltage $V_{CEO}$	35	-40	V
Collector-to-Base Voltage $V_{CBO}$	45	-40	V
Collector-to-Substrate Voltage $V_{CIS}$	45	-45	V
Emitter-to-Base Voltage $V_{EBO}$	6	-40	V
Collector Current $I_C$	50	-10	mA
Dissipation $P_D$ :			
Up to $T_A = 55^\circ\text{C}$ :			
Device (Total)		750	mW
Each Transistor		200	mW
Above $T_A = 55^\circ\text{C}$		Derate Linearly 6.67	mW/ $^\circ\text{C}$

### Low Noise Figure:

- n-p-n transistor: 2.2 dB typ. at 1 kHz
- p-n-p transistor: 3 dB typ. at 1 kHz

### Applications:

- Differential Amplifiers
- DC Amplifiers
- Sense Amplifiers
- Level Shifters
- Timers
- Lamp and Relay Drivers
- Thyristor Firing Circuits
- Temperature-Compensated Amplifiers
- Operational Amplifiers

### Temperature Range:

Operating	-55 to +125	$^\circ\text{C}$
Storage	-65 to +150	$^\circ\text{C}$

### Lead Temperature (During Soldering)

At distance  $1/16 \pm 1/32''$   
(1.59  $\pm$  0.79 mm) from case for  
10 seconds max. . . . .

265

$^\circ\text{C}$

**TABLE I—CA3096AE AND CA3096E ESSENTIAL DIFFERENCES\***

RCA TYPE	$I_{CBO}$ (nA)		$I_{CEO}$ (nA)		$V_{CE(SAT)}$ (V)		$ V_{IO} $ (mV)		$ I_{IO} $ ( $\mu$ A)	
	n-p-n	p-n-p	n-p-n	p-n-p	n-p-n	p-n-p	n-p-n	p-n-p	n-p-n	p-n-p
CA3096AE	40	-40	100	-100	0.7	0.4	5	5	0.6	0.25
CA3096E	100	-100	1000	-1000	1.0	0.7	—	—	—	—

\* Maximum values.

## STATIC

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

For Equipment Design

CHARACTERISTICS	SYMBOL	TEST CONDITIONS			CA3096AE CA3096E			UNITS
			Typ. Characteristics Curve	LIMITS				
				Fig. No.	Min.	Typ.	Max.	
<b>For Each n-p-n Transistor:</b>								
Collector-Cutoff Current (CA3096AE)	$I_{CBO}$	$V_{CB} = 10\text{ V}, I_E = 0$	3	—	0.0013	40	nA	
Collector-Cutoff Current (CA3096AE)	$I_{CEO}$	$V_{CE} = 10\text{ V}, I_B = 0$	2	—	0.0055	100	nA	
Collector-Cutoff Current (CA3096E)	$I_{CBO}$	$V_{CB} = 10\text{ V}, I_E = 0$	—	—	0.0013	100	nA	
Collector-Cutoff Current (CA3096E)	$I_{CEO}$	$V_{CE} = 10\text{ V}, I_B = 0$	—	—	0.0055	1	$\mu\text{A}$	
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{ mA}, I_B = 0$	—	35	50	—	V	
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\text{ }\mu\text{A}, I_E = 0$	—	45	100	—	V	
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIO}$	$I_{CI} = 10\text{ }\mu\text{A}, I_B = I_E = 0$	—	45	100	—	V	
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\text{ }\mu\text{A}, I_C = 0$	—	6	8	—	V	
Emitter-to-Base Zener Voltage	$V_Z$	$I_Z = 10\text{ }\mu\text{A}$	1	6	7.9	9.8	V	
Collector-to-Emitter Saturation Voltage (CA3096AE)	$V_{CE(SAT)}$	$I_C = 10\text{ mA}, I_B = 1\text{ mA}$	7	—	0.24	0.5	V	
Collector-to-Emitter Saturation Voltage (CA3096E)	$V_{CE(SAT)}$	$I_C = 10\text{ mA}, I_B = 1\text{ mA}$	7	—	0.24	0.7	V	
Base-to-Emitter Voltage	$V_{BE}$	$I_C = 1\text{ mA}, V_{CE} = 5\text{ V}$	5	0.6	0.69	0.78	V	
DC Forward-Current Transfer Ratio	$h_{FE}$		4	150	390	500		
Magnitude of Temperature Coefficient:								
$V_{BE}$ (for each transistor)	$ \Delta V_{BE}/\Delta T $	$I_C = 1\text{ mA}, V_{CE} = 5\text{ V}$	6	—	-1.9	—	$\text{mV}/^\circ\text{C}$	
<b>For Each p-n-p Transistor:</b>								
Collector-Cutoff Current (CA3096AE)	$I_{CBO}$	$V_{CB} = -10\text{ V}, I_E = 0$	10	—	-0.055	40	nA	
Collector-Cutoff Current (CA3096AE)	$I_{CEO}$	$V_{CE} = -10\text{ V}, I_B = 0$	9	—	-0.12	100	nA	
Collector-Cutoff-Current (CA3096E)	$I_{CEO}$	$V_{CE} = -10\text{ V}, I_B = 0$	—	—	-0.12	1	$\mu\text{A}$	
Collector-Cutoff-Current (CA3096E)	$I_{CBO}$	$V_{CB} = -10\text{ V}, I_E = 0$	—	—	-0.055	100	nA	
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = -100\text{ }\mu\text{A}, I_B = 0$	—	-40	-75	—	V	
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = -10\text{ }\mu\text{A}, I_E = 0$	—	-40	-80	—	V	
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = -10\text{ }\mu\text{A}, I_C = 0$	—	-40	-100	—	V	
Emitter-to-Base Zener Voltage	$V_Z$	$I_Z = 10\text{ }\mu\text{A}$	8	10	16	—	V	
Emitter-to-Substrate Breakdown Voltage	$V_{(BR)EIO}$	$I_{EI} = 10\text{ }\mu\text{A}, I_B = I_C = 0$	—	-40	-100	—	V	
Collector-to-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = -1\text{ mA}, I_B = -100\text{ }\mu\text{A}$	—	—	-0.16	-0.4	V	
Base-to-Emitter Voltage	$V_{BE}$	$I_C = -100\text{ }\mu\text{A}, V_{CE} = -5\text{ V}$	13	-0.5	-0.6	-0.7	V	
DC Forward-Current Transfer Ratio	$h_{FE}$	$I_C = -100\text{ }\mu\text{A}, V_{CE} = -5\text{ V}$	11, 12	40	85	200		
		$I_C = -1\text{ mA}, V_{CE} = -5\text{ V}$		20	47	150		
Magnitude of Temperature Coefficient:								
$V_{BE}$ (for each transistor)	$ \Delta V_{BE}/\Delta T $	$I_C = -100\text{ }\mu\text{A}, V_{CE} = -5\text{ V}$	14	—	-2.2	—	$\text{mV}/^\circ\text{C}$	
<b>For Transistors Q1 and Q2 (As a Differential Amplifier): CA3096AE ONLY</b>								
Absolute Input Offset Voltage	$ V_{IO} $	$V_{CE} = 5\text{ V}, I_C = 1\text{ mA}$	15	—	0.3	5	mV	
Absolute Input Offset Current	$ I_{IO} $		—	—	0.07	0.6	$\mu\text{A}$	
Absolute Input Offset Voltage Temperature Coefficient	$ \frac{\Delta V_{IO}}{\Delta T} $		—	—	1.1		$\mu\text{V}/^\circ\text{C}$	
<b>For Transistors Q4 and Q5 (As a Differential Amplifier): CA3096AE ONLY</b>								
Absolute Input Offset Voltage	$ V_{IO} $	$V_{CE} = -5\text{ V}, I_C = -100\text{ }\mu\text{A}$ $R_S = 0$	16	—	0.15	5	mV	
Absolute Input Offset Current	$ I_{IO} $		—	—	2	250	nA	
Absolute Input Offset Voltage Temperature Coefficient	$ \frac{\Delta V_{IO}}{\Delta T} $		—	—	0.54	—	$\mu\text{V}/^\circ\text{C}$	



## DYNAMIC

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

Typical Values Intended Only for Design Guidance

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		TYPICAL VALUES	UNITS
			Typ. Characteristics Curves Fig. No.		
<b>For Each n-p-n Transistor</b>					
Noise Figure (low frequency)	NF	$f = 1\text{ kHz}, V_{CE} = 5\text{ V}, I_C = 1\text{ mA}, R_S = 1\text{ k}\Omega$	17, 18, 19, 20	2.2	dB
Low-Frequency, Input Resistance	$R_i$	$f = 1.0\text{ kHz}, V_{CE} = 5\text{ V}, I_C = 1\text{ mA}$	23	10	$\text{k}\Omega$
Low-Frequency Output Resistance	$R_o$		24	80	$\text{k}\Omega$
<b>Admittance Characteristics:</b>					
Forward Transfer Admittance	$y_{fe} \frac{g_{fe}}{b_{fe}}$	$f = 1\text{ MHz}, V_{CE} = 5\text{ V}, I_C = 1\text{ mA}$	25	7.5	mmho
				-j13	
Input Admittance	$y_{ie} \frac{g_{ie}}{b_{ie}}$		26	2.2	mmho
		j3.1			
Output Admittance	$y_{oe} \frac{g_{oe}}{b_{oe}}$	27	0.76	mmho	
			j2.4		
Gain-Bandwidth Product	$f_T$	$V_{CE} = 5\text{ V}, I_C = 1.0\text{ mA}$	21	280	MHz
		$V_{CE} = 5\text{ V}, I_C = 5\text{ mA}$		335	
Emitter-to-Base Capacitance	$C_{EB}$	$V_{EB} = 3\text{ V}$	22	0.75	pF
Collector-to-Base Capacitance	$C_{CB}$	$V_{CB} = 3\text{ V}$	22	0.46	pF
Collector-to-Substrate Capacitance	$C_{CI}$	$V_{CI} = 3\text{ V}$	22	3.2	pF
<b>For Each p-n-p Transistor</b>					
Noise Figure (low frequency)	NF	$f = 1\text{ kHz}, I_C = 100\text{ }\mu\text{A}, R_S = 1\text{ k}\Omega$	28, 29, 30	3	dB
Low-Frequency Input Resistance	$R_i$	$f = 1\text{ kHz}, V_{CE} = 5\text{ V}, I_C = 100\text{ }\mu\text{A}$	23	27	$\text{k}\Omega$
Low-Frequency Output Resistance	$R_o$		24	680	$\text{k}\Omega$
Gain-Bandwidth Product	$f_T$	$V_{CE} = 5\text{ V}, I_C = 100\text{ }\mu\text{A}$	31	6.8	MHz
Emitter-to-Base Capacitance	$C_{EB}$	$V_{EB} = -3\text{ V}$	32	0.85	pF
Collector-to-Base Capacitance	$C_{CB}$	$V_{CB} = -3\text{ V}$	32	2.25	pF
Base-to-Substrate Capacitance	$C_{BI}$	$V_{BI} = 3\text{ V}$	32	3.05	pF




Fig. 1—Base-to-emitter zener characteristic (n-p-n).




Fig. 2—Collector cut-off current ( $I_{CEO}$ ) as a function of temperature (n-p-n).




Fig. 3—Collector cut-off current ( $I_{CBO}$ ) as a function of temperature (n-p-n).




Fig. 4—Transistor (n-p-n)  $h_{FE}$  as a function of collector current.




Fig. 5— $V_{BE}$  (n-p-n) as a function of collector current.




Fig. 6— $V_{BE}$  (n-p-n) as a function of temperature.




Fig.7— $V_{CE(SAT)}$  (n-p-n) as a function of collector current.




Fig.8—Base-to-emitter zener characteristic (p-n-p).




Fig.9—Collector cut-off current ( $I_{CEO}$ ) as a function of temperature (p-n-p).




Fig.10—Collector cut-off current ( $I_{CBO}$ ) as a function of temperature (p-n-p).




Fig.11—Transistor (p-n-p)  $h_{FE}$  as a function of collector current.




Fig.12—Transistor (p-n-p)  $h_{FE}$  as a function of temperature.




Fig.13— $V_{BE}$  (p-n-p) as a function of collector current.




Fig.14— $V_{BE}$  (p-n-p) as a function of temperature.




Fig.15—Magnitude of input offset voltage  $|V_{IO}|$  as a function of collector current for n-p-n transistor  $Q_1$ - $Q_2$ .




Fig.16—Magnitude of input offset voltage  $|V_{IO}|$  as a function of collector current for p-n-p transistors  $Q_4$ - $Q_5$ .




Fig.17—Noise figure as a function of frequency for n-p-n transistors.




Fig.18—Noise figure as a function of frequency for n-p-n transistors.




Fig.19—Noise as a function of frequency for n-p-n transistors.




Fig.20—Noise figure as a function of frequency for n-p-n transistors.




Fig.22—Capacitance as a function of bias voltage (n-p-n).




Fig.21—Gain-bandwidth product as a function of collector current (n-p-n).




Fig.23—Input resistance as a function of collector current.




Fig.24—Output resistance as a function of collector current.




Fig.25—Forward transmittance as a function of frequency.




Fig.26—Input admittance as a function of frequency.




Fig.27—Output admittance as a function of frequency.




Fig.28—Noise figure as a function of frequency (p-n-p).




Fig.29—Noise figure as a function of frequency (p-n-p).




Fig.30—Noise figure as a function of frequency (p-n-p).




Fig. 31—Gain-bandwidth product as a function of collector current (p-n-p).




Fig. 32—Capacitance as a function of bias voltage (p-n-p).




Fig. 33—Line-operated level switch using CA3096AE or CA3096E.




Fig. 34a—Frequency comparator using CA3096E.






Fig. 34b—Frequency comparator characteristics.



92CM-20344

Fig.35—CA3096AE small-signal zero-voltage detector having noise immunity.




Fig.36a—One-minute timer using CA3096AE and a MOS/FET.





Fig.36b—Ten-second timer operated from 1.5-volt supply using CA3096E.



- Features:**
1. Can be operated with either dual supply or single supply.
  2. Wide-input common-mode range +5 V to -5 V
  3. Low bias current:  $< 1 \mu\text{A}$ .

Fig.37a—Cascade of differential amplifiers using CA3096AE.





Fig.37b—Gain-frequency characteristics.



**DIMENSIONAL OUTLINE**  
**16-LEAD DUAL-IN-PLASTIC PACKAGE**  
**JEDEC MO-001-AC**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	●0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967RI

**NOTES:**


1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. a applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



# Linear Integrated Circuits

Monolithic Silicon

## CA3093E



## General-Purpose High-Current N-P-N Transistor-Zener Diode-Diode Array

### Applications

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- Temperature-compensated shunt regulator
- Temperature-compensated series regulator
- Level shifting
- Voltage-level clamping

RCA CA3093E\* is a versatile array of three high-current (to 100mA) NPN transistors, two 10%-tolerance Zener diodes and one conventional diode, all on a common monolithic substrate. Two of the transistors ( $Q_1$  and  $Q_2$ ) are matched at 1 mA for applications in which offset parameters are of special importance. The combination of positive Zener voltage temperature coefficients and negative forward base-emitter voltage temperature coefficients provides a unique temperature compensation capability.

Independent connections for each transistor and diode plus a separate terminal for the substrate permit maximum flexibility in circuit design.

\*Formerly developmental type TA6119

# $Z_1$ ,  $Z_2$  and  $D_1$  are transistors internally connected as shown below.




Fig. 1 - Functional diagram of the CA3093E (bottom view)

- Current regulator
- Voltage clamping
- Simple off-line regulated supply
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Circuit Transistor Array" for applications in addition to those given on pages 5 & 6 of this bulletin.

### Features:

- 6 independent devices plus separate substrate connection
- Compensating temperature coefficients -  $V_{BE}$  and  $V_{D1}$  VS.  $V_Z$

### Transistors

- High  $I_C$  (100mA max)
- Matched pair ( $Q_1$  &  $Q_2$ )  
 $V_{I0} = \pm 5mV$  max  
 $I_{I0} = 2.5 \mu A$  max } at  $I_C = 1mA$   
 $\Delta V_{I0}/\Delta T = 5 \mu V/^{\circ}C$  typ

- $h_{FE} = 40$  min @  $I_C = 10mA$   
or 50mA
- Low  $V_{CEsat} \dots 0.7V$  max @ 50mA

### Zener Diodes

- Two 1/4W Zeners
- $V_Z = 7V \pm 10\%$
- $z_z = 15\Omega$  typ

### Diode

- Close forward voltage match to  $V_{BE}$ 's of  $Q_1$  and  $Q_2$
- $V_{PIV} = 5.5V$  min.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

**Power Dissipation:**

Any one transistor .....	500	mW
Any one Zener Diode .....	250	mW
Total package .....	750	mW
Above $25^\circ\text{C}$ .....	6.67	mW/ $^\circ\text{C}$
Derate linearly		
<b>Ambient Temperature Range:</b>		
Operating .....	-40 to +85	$^\circ\text{C}$
Storage .....	-55 to +150	$^\circ\text{C}$
<b>Lead Temperature (During Soldering):</b>		
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79\text{mm}$ )		
from case for 10 seconds max. ....	+265	$^\circ\text{C}$

The following maximum ratings apply for each transistor

Collector-to-Emitter Voltage ( $V_{CE0}$ ) .....	15	V
Collector-to-Base Voltage ( $V_{CB0}$ ) .....	20	V
Collector-to-Substrate Voltage ( $V_{C10}$ )* .....	20	V
Emitter-to-Base Voltage ( $V_{EBO}$ ) .....	5.5	V
Collector Current ( $I_C$ ) .....	100	mA
Base Current ( $I_B$ ) .....	35	mA

The following maximum ratings apply for each Zener Diode or Diode

Zener Diode dc Current ( $I_Z$ ) .....	35	mA
Zener Diode-to-Substrate Voltage ( $V_{Z10}$ )* .....	20	V
Diode (D1) Forward Current ( $I_{DF}$ ) .....	50	mA
Diode (D1) Reverse Voltage ( $V_{DR}$ ) .....	5.5	V
Diode (D1)-to-Substrate Voltage ( $V_{D10}$ )* .....	20	V

\*The collector of each transistor, the cathode of each Zener diode, and the anode of the diode are isolated from the substrate by an internal diode. The substrate must be connected to a voltage which is more negative than any of these isolated terminals in order to

maintain isolation between devices and provide normal transistor action. To avoid undesired coupling between devices, the substrate terminal (5) should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$   
For Equipment Design**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS	
			Typ. Char. Curve Fig. No.	Min.	Typ.	Max.		
For Each Transistor:								
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 100\mu\text{A}, I_E = 0$	—	20	60	—	V	
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{mA}, I_B = 0$	—	15	24	—	V	
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIO}$	$I_{C1} = 100\mu\text{A}, I_B = 0, I_E = 0$	—	20	60	—	V	
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 500\mu\text{A}, I_C = 0$	—	5.5	6.9	—	V	
Collector-Cutoff-Current	$I_{CEO}$	$V_{CE} = 10\text{V}, I_B = 0$	—	—	—	10	$\mu\text{A}$	
Collector-Cutoff-Current	$I_{CBO}$	$V_{CB} = 10\text{V}, I_E = 0$	—	—	—	1	$\mu\text{A}$	
DC Forward Current Transfer Ratio	$h_{FE}$	$V_{CE} = 3\text{V}$	$I_C = 10\text{mA}$	2	40	76	—	
			$I_C = 50\text{mA}$		40	75	—	
Forward Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 3\text{V}, I_C = 10\text{mA}$	3	0.65	0.74	0.85	V	
Collector-to-Emitter Saturation Voltage	$V_{CEsat}$	$I_C = 50\text{mA}, I_B = 5\text{mA}$	4	—	0.40	0.70	V	
Forward Base-to-Emitter Temp. Coefficient	$\Delta V_{BE}/\Delta T$	$I_E = 10\text{mA}$		—	-1.9	—	$\text{mV}/^\circ\text{C}$	
For Transistors Q1 and Q2 (As a Differential Amplifier):								
Absolute Input Offset Voltage	$ V_{IO} $	$V_{CE} = 3\text{V}, I_C = 1\text{mA}$	7.	—	1.2	5	$\text{mV}$	
Absolute Input Offset Current	$ I_{IO} $		8	—	0.7	2.5	$\mu\text{A}$	
Temp. Coefficient of Offset Voltage	$ \Delta V_{IO}/\Delta T $	—	—	—	5	—	$\mu\text{V}/^\circ\text{C}$	
For Each Zener Diode								
Zener Voltage	$V_Z$	$I_Z = 10\text{mA}$	9	6.3	7	7.7	V	
Zener Impedance	$z_Z$	$I_Z = 10\text{mA}, f = 1\text{kHz}$	10	—	15	25	$\Omega$	
Zener Reverse Current	$I_{ZR}$	$V_Z = +5\text{V}$	—	—	—	1	$\mu\text{A}$	
Zener Voltage Temp. Coefficient	$\Delta V_Z/\Delta T$	$I_Z = 10\text{mA}$	9	— i.e.	+3.6 +0.5	—	$\text{mV}/^\circ\text{C}$ $\%/^\circ\text{C}$	
Zener-to-Substrate Breakdown Voltage	$V_{(BR)ZIO}$	$I_Z = 100\mu\text{A}$ (Terminals 7 & 9)	—	20	60	—	V	
Dissipation		Refer to Example in Application "a"		—	—	250	mW	
For Diode (D1)								
Diode Forward Voltage	$V_{DF}$	$I_C = 10\text{mA}, V_{CE} = 3\text{V}$	3	0.65	0.74	0.85	V	
Diode Forward Current	$I_{DF}$		—	—	—	50	mA	
Diode Reverse-Breakdown Voltage	$V_{(BR)DR}$	$I_{DR} = 500\mu\text{A}$	—	5.5	6.9	—	V	
Diode-to-Substrate Breakdown Voltage	$V_{(BR)DIO}$	$I_{Diode} = 100\mu\text{A}$ (Terminal 10)	—	20	60	—	V	
Diode Forward-Voltage Temp. Coefficient	$\Delta V_{DF}/\Delta T$	$I_{DF} = 5\text{mA}$	3	—	-1.9	—	$\text{mV}/^\circ\text{C}$	

TYPICAL STATIC CHARACTERISTICS




Fig. 2 -  $h_{FE}$  vs  $I_C$




Fig. 3 -  $V_{BE}$  vs  $I_C$  and  $V_{D1}$  vs  $I_{D1}$




Fig. 4 -  $V_{CEsat}$  vs  $I_C$  at 25°C




Fig. 5 -  $V_{CEsat}$  vs  $I_C$  at 70°C




Fig. 6 -  $V_{BEsat}$  vs  $I_C$




Fig. 7 -  $V_{IO}$  vs  $I_C$  (transistors Q1 and Q2 as a differential amplifier)




Fig. 8 -  $I_{IO}$  vs  $I_C$  (transistors Q1 and Q2 as a differential amplifier)




Fig. 9 - Typical Zener breakdown voltage vs current






Fig. 10 - Typical Zener impedance vs current

TYPICAL APPLICATIONS

a)  $\pm 7V$  Regulator supplying CA3093E Transistors plus an external load.

b) 14V Regulator for Q1, Q2, Q3



Sample Computation for Determining Permissible Zener Dissipation at +25°C.

CA3093E Ratings at  $T_A = +25^\circ C$   
 Total Diss. Max = 750 mW (Derate @ 6.67 mW/°C above 25°C)  
 Each Zener Diss. Max = 250 mW  
 Max. Zener Current = 35 mA

Assume CA3093E Transistor/Diode Load Dissipation = 350 mW then max. total Zener Diss. ( $P_{Z1} + P_{Z2}$ ) = 750 - 350 = 400 mW

$$(I_{Z1} + I_{Z2})_{max} = \frac{400 \text{ mW}}{7V} = 57 \text{ mA}$$

(Note: Max. current rating on each Zener is 35 mA)


Typical Load Regulation for  $I_L = 0$  to 25 mA  
 $\frac{\Delta E_L}{E_L} \times 100 \approx -6\%$   
 (no load to full load)

Typical Line Regulation  
 $\frac{(\Delta E_L / E_L) \times 100}{\Delta E_{unreg.}} \approx \pm 0.9\%/V$

Typical Temperature Characteristic

$$\frac{\Delta E_L / E_L}{\Delta T} \times 100 = +0.05\%/^\circ C$$

c) 8.6V Temp.-Compensated Shunt Regulator




Typical Temperature Characteristic @  $R_L = 330\Omega$

$$\frac{\Delta E_L / E_L}{\Delta T} \times 100 = \pm 0.007\% / ^\circ\text{C}$$

Typical Load Regulation  $I_L = 0$  to 40 mA  
 $(\Delta E_L / E_L) \times 100 = -3\%$  (no load to full load)

Typical Line Regulation at  $R_L = 330\Omega$   
 $\frac{\Delta E_L / E_L}{\Delta E \text{ unreg.}} \times 100 = \pm 0.55\% / \text{V}$

d) Temp.-Compensated Series Voltage Regulator



Typical Temperature Characteristic @  $E_L = 12\text{V}$


$$\frac{\Delta E_L / E_L}{\Delta T} \times 100 = \pm 0.009\% / ^\circ\text{C}$$

Typical Load Regulation @  $E_L = 12\text{V}$   
 $I_L = 0$  to 40 mA

$$\frac{\Delta E_L}{E_L} \times 100 = \pm 0.4\% \text{ (no load to full load)}$$

Typical Line Regulation @  $E_L = 12\text{V}$   
 $\frac{(\Delta E_L / E_L) \times 100}{\Delta E \text{ unreg.}} = \pm 0.45\% / \text{V}$

e) Off-Line 7V Regulator




Typical  $E_L$  Ripple Voltage = 70 mV<sub>p-p</sub>

Typical Load Regulation =  $\frac{\Delta E_L}{E_L} \times 100 = -8.5\%$  (no load to full load)  
 $I_L = 0$  to 30 mA

Typical Line Regulation =  $\frac{(\Delta E_L / E_L) \times 100}{\Delta E_{AC}} = \pm 0.75\% / \text{V}$

DIMENSIONAL OUTLINE

16-LEAD DUAL-IN-LINE PLASTIC PACKAGE-JEDEC MO-001-AC



NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- $e_A$  applies in zone  $L_2$  when unit installed.
- $a$  applies to spread leads prior to installation.
- $N$  is the maximum quantity of lead positions.
- $N_1$  is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012	● 0.012	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
$\alpha$	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1




# Linear Integrated Circuits

## CA3036

### DUAL DARLINGTON ARRAY

Monolithic Silicon

- Two independent low-noise wide-band amplifier channels
- Particularly useful for preamplifier and low-level amplifier applications in single-channel and stereo systems
- Wide application in low-noise industrial instrumentation amplifiers



10-Lead TO-5

#### HIGHLIGHTS

- Matched transistors with emitter-follower outputs
- Low-noise performance
- 200-MHz gain-bandwidth product
- Operation from -55°C to +125°C
- Hermetically sealed, all-welded 10-lead TO-5-style metal package

#### APPLICATIONS

- Stereo phonograph preamplifiers
- Low-level stereo and single channel amplifier stages
- Low-noise, emitter-follower differential amplifiers
- Operational amplifier drivers

#### Maximum Ratings, Absolute-Maximum Values

Power Dissipation, P:

Any one transistor	300 max.	mW
Total for array	600 max.	mW

Temperature Range:


Operating	-55 to +125	°C
Storage	-65 to +150	°C

Lead Temperature (During Soldering):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10 seconds max.	+265	°C
--	------	----

The following ratings apply for each transistor in the array:


Collector-to-Emitter Voltage, $V_{CEO}$	15 max.	V
Collector-to-Base Voltage, $V_{CBO}$	30 max.	V
Emitter-to-Base Voltage, $V_{EBO}$	5 max.	V
Collector Current, $I_C$	50 max.	mA



92CS-14624

Fig. 1 - Schematic Diagram for CA3036.

#### DIMENSIONAL OUTLINE



92CS-15835

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230 TP		2	5.84 TP	
A1	0	0		0	0
A2	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB1	0	0		0	0
φB2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	360° TP			360° TP	
N	10		6	10	
N1	1	5	1	1	

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L1 and L2. φB2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
4. Measure from Max. φD.
5. N1 is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$

CHARACTERISTICS		SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
				TYPE CA3036			
				Min.	Typ.	Max.	
For Each Transistor (Q1, Q2, Q3, Q4)	Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 5\text{V}, I_E = 0$	--	--	0.5	$\mu\text{A}$
	Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = 10\text{V}, I_B = 0$	--	--	5	$\mu\text{A}$
	Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{mA}, I_B = 0$	15	20	--	V
	Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\mu\text{A}, I_E = 0$	30	44	--	V
	Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\mu\text{A}, I_C = 0$	5	6	--	V
For Either Input Transistor (Q1 or Q3)	Static Forward Current-Transfer Ratio	$h_{FE}$	$I_{C1}$ or $I_{C3} = 1\text{mA}$	30	82	--	--
For Either Darlington Pair (Q1, Q2 or Q3, Q4)	Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO(D)}$	$I_{E2}$ or $I_{E4} = 10\mu\text{A}$	10	12.6	--	V
	Static Forward Current-Transfer Ratio	$h_{FE(D)}$	$I_{C1} + I_{C2}$ or $I_{C3} + I_{C4} = 1\text{mA}$	1000	4540	--	--
For Each Input Transistor (Q1 or Q3)	Short-Circuit Forward Current-Transfer Ratio	$h_{fe}$	$f = 1\text{kHz}$ $I_{C1}$ or $I_{C3} = 1\text{mA}$	--	82	--	--
	Short-Circuit Input Impedance	$h_{ie}$		--	2.6K	--	$\Omega$
	Open-Circuit Output Admittance	$h_{oe}$		--	7	--	$\mu\text{mho}$
	Open-Circuit Reverse Voltage-Transfer Ratio	$h_{re}$		--	$9.8 \times 10^{-5}$	--	--
For Either Darlington Pair (Q1, Q2 or Q3, Q4)	Short-Circuit Forward Current-Transfer Ratio	$h_{fe(D)}$	$f = 1\text{kHz}$ or $I_{C1} + I_{C2}$ or $I_{C3} + I_{C4} = 1\text{mA}$	--	1300	--	--
	Short-Circuit Input Impedance	$h_{ie(D)}$		--	82K	--	$\Omega$
	Open-Circuit Output Admittance	$h_{oe(D)}$		--	108	--	$\mu\text{mho}$
	Open-Circuit Reverse Voltage-Transfer Ratio	$h_{re(D)}$		--	$2.7 \times 10^{-3}$	--	--
	Voltage Gain	$A_v(D)$		--	26	--	dB
	Power Gain	$G_p(D)$		--	47	--	dB
	Noise Voltage See Fig.3 for Test Circuit	$E_N$		$f = 100\text{Hz}$	--	0.2	3
		$f = 1\text{kHz}$	--	0.05	0.3		
		$f = 10\text{kHz}$	--	0.012	0.1		
For Either Input Transistor (Q1 or Q3)	Forward Transfer Admittance	$y_{fe}$	$f = 50\text{MHz}$ $I_{C1}$ or $I_{C3} = 2\text{mA}$	--	$0.68 + j 7.9$	--	mmho
	Input Admittance (Output Short-Circuited)	$y_{ie}$		--	$4.14 + j 5.95$	--	mmho
	Output Admittance (Input Short-Circuited)	$y_{oe}$		--	$1.94 + j 2.64$	--	mmho
	Reverse Transfer Admittance (Input Short-Circuited)	$y_{re}$		--	Negligible	--	mmho
For either Darlington Pair (Q1, Q2 or Q3, Q4)	Input Admittance (Output Short-Circuited)	$y_{ie(D)}$	$f = 50\text{MHz}$ or $I_{C1} + I_{C2}$ or $I_{C3} + I_{C4} = 2\text{mA}$	--	$1.71 + j 2.8$	--	mmho
	Output Admittance (Input Short-Circuited)	$y_{oe(D)}$		--	$3.96 + j 2.6$	--	mmho
	Gain-Bandwidth Product	$f_T(D)$		150	200	--	MHz




Fig.2 - Block Diagram of Stereo System using CA3036 as Phono Preamplifier.




Fig.3 - Noise Voltage Test Circuit for CA3036.



# Linear Integrated Circuits

CA3018  
CA3018A

## General-Purpose Transistor Arrays

Monolithic Silicon

The CA3018 and CA3018A consist of four general purpose silicon n-p-n transistors on a common monolithic substrate.

Two of the four transistors are connected in the Darlington configuration. The substrate is connected to a separate terminal for maximum flexibility.

The transistors of the CA3018 and the CA3018A are well suited to a wide variety of applications in low-power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits but in addition they provide the advantages of close electrical and thermal matching inherent in integrated circuit construction.

The CA3018A is similar to the CA3018 but features tighter control of current gain, leakage, and offset parameters making it suitable for more critical applications requiring premium performance.

### APPLICATIONS

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated-Circuit Transistor Array" for suggested Applications.

## TWO ISOLATED TRANSISTORS AND A DARLINGTON-CONNECTED TRANSISTOR PAIR


For Low-Power Applications  
at Frequencies from DC  
Through the VHF Range



12-Lead  
TO-5 Style

### FEATURES

- Matched monolithic general purpose transistors
- $H_{FE}$  matched  $\pm 10\%$
- $V_{BE}$  matched  $\pm 2$  mV CA3018A ( $\pm 5$  mV CA3018)
- Operation from DC to 120 MHz
- Wide operating current range
- CA3018A performance characteristics controlled from  $10 \mu A$  to 10mA
- Low noise figure - - 3.2 dB typical at 1KHz
- Full military temperature range capability (-55 to + 125°C)



92CS-14244R1

Fig. 1 - Schematic Diagram for CA3018 and CA3018A

Maximum Ratings, Absolute-Maximum Values, at TA=25°C

	CA3018	CA3018A	
Power Dissipation, P:			
Any one transistor . . . . .	300	300	mW
Total package . . . . .	450	450	mW
Derate at 5 mW/°C for TA > 85°C			
Temperature Range:			
Operating . . . . .	-55 to +125	-55 to +125	°C
Storage. . . . .	-65 to +150	-65 to +150	°C

The following ratings apply for each transistor in the device:

	CA3018	CA3018A	
Collector-to-Emitter Voltage, V <sub>CEO</sub> . . . . .	15	15	V
Collector-to-Base Voltage, V <sub>CBO</sub> . . . . .	20	30	V
Collector-to-Substrate Voltage, V <sub>CIO</sub> * . . . . .	20	40	V
Emitter-to-Base Voltage, V <sub>EBO</sub> . . . . .	5	5	V
Collector Current, I <sub>C</sub> . . . . .	50	50	mA

\*The collector of each transistor of the CA3018 and CA3018A is isolated from the substrate by an integral diode. The substrate (terminal 10) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

LEAD TEMPERATURE (During Soldering)

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
from case for 10 seconds max. . . . . +265°C

Characteristics apply for each transistor in the CA3018 and CA3018A as specified.

ELECTRICAL CHARACTERISTICS at TA = 25°C	SYMBOLS	SPECIAL TEST CONDITIONS	CA3018 LIMITS			CA3018A LIMITS			Units	CHARACTERISTICS CURVES
			Min.	Typ.	Max.	Min.	Typ.	Max.		
STATIC CHARACTERISTICS										
Collector-Cutoff Current	I <sub>CBO</sub>	V <sub>CB</sub> =10V, I <sub>E</sub> =0	-	0.002	100	-	0.002	40	nA	2
Collector-Cutoff Current	I <sub>CEO</sub>	V <sub>CE</sub> =10V, I <sub>B</sub> =0	-	See Curve	5	-	See Curve	0.5	μA	3
Collector-Cutoff Current Darlington Pair	I <sub>CEO</sub> D	V <sub>CE</sub> =10V, I <sub>B</sub> =0	-	-	-	-	-	5	μA	-
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> =1mA, I <sub>B</sub> =0	15	24	-	15	24	-	V	-
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> =10μA, I <sub>E</sub> =0	20	60	-	30	60	-	V	-
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> =10μA, I <sub>C</sub> =0	5	7	-	5	7	-	V	-
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>C</sub> =10μA, I <sub>C1</sub> =0	20	60	-	40	60	-	V	-
Collector-to-Emitter Saturation Voltage	V <sub>CES</sub>	I <sub>B</sub> =1mA, I <sub>C</sub> =10mA	-	0.23	-	-	0.23	0.5	V	-
Static Forward Current Transfer Ratio	h <sub>FE</sub>	V <sub>CE</sub> =3V, { I <sub>C</sub> =10mA I <sub>C</sub> =1mA I <sub>C</sub> =10μA	- 30 -	100 100 54	- 200 -	50 60 30	100 100 54	- 200 -	- - -	4
Magnitude of Static-Beta Ratio (Isolated Transistors Q <sub>1</sub> and Q <sub>2</sub> )		V <sub>CE</sub> =3V, I <sub>C1</sub> =I <sub>C2</sub> =1mA	0.9	0.97	-	0.9	0.97	-	-	4
Static Forward Current Transfer Ratio Darlington Pair (Q <sub>3</sub> & Q <sub>4</sub> )	h <sub>FED</sub>	V <sub>CE</sub> =3V { I <sub>C</sub> =1mA I <sub>C</sub> =10μA	1500 -	5400 -	- 2000	5400 1000	5400 2800	- -	- -	5
Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> =3V { I <sub>E</sub> =1mA I <sub>E</sub> =10mA	- -	0.715 0.800	- -	0.600 -	0.715 0.800	0.800 0.900	V	6
Input Offset Voltage	V <sub>BE1</sub> - V <sub>BE2</sub>	V <sub>CE</sub> =3V, I <sub>E</sub> =1mA	-	0.48	5	-	0.48	2	mV	6,8
Temperature Coefficient: Base-to-Emitter Voltage Q <sub>1</sub> , Q <sub>2</sub>	ΔV <sub>BE</sub> /ΔT	V <sub>CE</sub> =3V, I <sub>E</sub> =1mA	-	-1.9	-	-	-1.9	-	mV/°C	7
Base (Q <sub>3</sub> )-to-Emitter (Q <sub>4</sub> ) Voltage-Darlington Pair	V <sub>BED</sub> (V <sub>9,1</sub> )	V <sub>CE</sub> =3V { I <sub>E</sub> =10mA I <sub>E</sub> =1mA	- -	1.46 1.32	- -	1.10 -	1.46 1.32	1.60 1.50	V	9
Temperature Coefficient: Base-to-Emitter Voltage Darlington Pair-Q <sub>3</sub> , Q <sub>4</sub>	ΔV <sub>BED</sub> /ΔT	V <sub>CE</sub> =3V, I <sub>E</sub> =1mA	-	4.4	-	-	4.4	-	mV/°C	10
Temperature Coefficient: Magnitude of Input-Offset Voltage	V <sub>BE1</sub> - V <sub>BE2</sub>  /ΔT	V <sub>CC</sub> =+6V, V <sub>EE</sub> =-6V, I <sub>C1</sub> =I <sub>C2</sub> =1mA	-	10	-	-	10	-	μV/°C	-

ELECTRICAL CHARACTERISTICS, (CONT'D)

DYNAMIC CHARACTERISTICS										
Low Frequency Noise Figure	NF	$f=1\text{ KHz}, V_{CE}=3V, I_C=100\mu A$ Source resistance=1K $\Omega$	-	3.25	-	-	3.25	-	dB	11(b)
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:										
Forward Current-Transfer Ratio	$h_{fe}$	$f=1\text{kHz}, V_{CE}=3V, I_C=1\text{mA}$	-	110	-	-	110	-	-	12
Short-Circuit Input Impedance	$h_{ie}$		-	3.5	-	-	3.5	-	K $\Omega$	12
Open-Circuit Output Impedance	$h_{oe}$		-	15.6	-	-	15.6	-	$\mu\text{mho}$	12
Open-Circuit Reverse Voltage-Transfer Ratio	$h_{re}$		-	$1.8 \times 10^{-4}$	-	-	$1.8 \times 10^{-4}$	-	-	12
Admittance Characteristics:										
Forward Transfer Admittance	$Y_{fe}$	$f=1\text{MHz}, V_{CE}=3V, I_C=1\text{mA}$	-	$31-j1.5$	-	-	$31-j1.5$	-	mmho	13
Input Admittance	$Y_{ie}$		-	$0.3+j0.04$	-	-	$0.3+j0.04$	-	mmho	14
Output Admittance	$Y_{oe}$		-	$0.001+j0.03$	-	-	$0.001+j0.03$	-	mmho	15
Reverse Transfer Admittance	$Y_{re}$		See Curve			See Curve			mmho	16
Gain-Bandwidth Product	$f_T$	$V_{CE}=3V, I_C=3\text{mA}$	300	500	-	300	500	-	MHz	17
Emitter-to-Base Capacitance	$C_{EB}$	$V_{EB}=3V, I_E=0$	-	0.6	-	-	0.6	-	pF	-
Collector-to-Base Capacitance	$C_{CB}$	$V_{CB}=3V, I_C=0$	-	0.58	-	-	0.58	-	pF	-
Collector-to-Substrate Capacitance	$C_{CI}$	$V_{CI}=3V, I_C=0$	-	2.8	-	-	2.8	-	pF	-

STATIC CHARACTERISTICS




Fig.2 - Typical Collector-To-Base Cutoff Current vs Ambient Temperature for Each Transistor.




Fig.3 - Typical Collector-To-Emmitter Cutoff Current vs Ambient Temperature for Each Transistor.




Fig. 4 - Typical Static Forward Current-Transfer Ratio and Beta Ratio for Transistors Q<sub>1</sub> and Q<sub>2</sub> vs Emitter Current.




Fig. 5 - Typical Static Forward Current - Transfer Ratio for Darlington-connected Transistors Q<sub>3</sub> and Q<sub>4</sub> vs Emitter Current.




Fig. 6 - Typical Static Base-to-Emitter Voltage Characteristic and Input Offset Voltage for Q<sub>1</sub> and Q<sub>2</sub> vs Emitter Current.




Fig. 7 - Typical Base-to-Emitter Voltage Characteristic for Each Transistor vs Ambient Temperature




Fig. 8 - Typical Offset Voltage Characteristic vs Ambient Temperature




Fig. 9 - Typical Static Input Voltage Characteristic for Darlington Pair (Q<sub>3</sub> and Q<sub>4</sub>) vs Emitter Current




Fig.10 - Typical Static Input Voltage Characteristic for Darlington Pair ( $Q_3$  and  $Q_4$ ) vs Ambient Temperature.

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.11(a) - Noise Figure vs Collector Current,  $R_S = 500 \Omega$ .




Fig.11(b) - Noise Figure vs Collector Current,  $R_S = 1 K \Omega$ .




Fig.11(c) - Noise Figure vs Collector Current,  $R_S = 10 K \Omega$ .




Fig.12 - Forward Current-Transfer Ratio ( $h_{fe}$ ), Short-Circuit Input Impedance ( $h_{ie}$ ), Open-Circuit Output Impedance ( $h_{oe}$ ), and Open-Circuit Reverse Voltage-Transfer Ratio ( $h_{re}$ ) vs Collector Current

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig. 13 - Forward Transfer Admittance ( $Y_{fe}$ )




Fig. 14 - Input Admittance ( $Y_{ie}$ )




Fig. 15 - Output Admittance ( $Y_{oe}$ )




Fig. 16 - Reverse Transfer Admittance ( $Y_{re}$ )





Fig. 17 - Typical Gain-Bandwidth Product ( $f_T$ ) vs Collector Current



DIMENSIONAL OUTLINE

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84	TP
A1	0	0		0	0
A2	0.165	0.185		4.19	4.70
ØB	0.016	0.019	3	0.407	0.482
ØB1	0	0		0	0
ØB2	0.016	0.021	3	0.407	0.533
ØD	0.335	0.370		8.51	9.39
ØD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	30°	TP		30°	TP
N	12		6	12	
N1	1		5	1	


- NOTES:
- Refer to Rules for Dimensioning Axial Lead Product Outlines.
  - Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
  - ØB applies between L1 and L2. ØB2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
  - Measure from Max. ØD.
  - N1 is the quantity of allowable missing leads.
  - N is the maximum quantity of lead positions.



# Linear Integrated Circuits

Monolithic Silicon

## CA3118AT CA3146AE CA3183AE CA3118T CA3146E CA3183E



## High-Voltage Transistor Arrays

### Applications

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- Lamp and relay drivers (CA3183AE, E)
- Thyristor firing (CA3133AE, E)

### Features

- Matched general-purpose transistors
- $V_{BE}$  matched  $\pm 5\text{mV}$  max.
- Operation from DC to 120 MHz (CA3118AT, T; CA3146AE, E)
- Low-noise figure: 3.2dB typ. at 1kHz (CA3118AT, T; CA3146AE, E)
- High  $I_C$ : 75mA max. (CA3183AE, E)

RCA-CA3118AT, CA3118T, CA3146AE, CA3146E, CA3183AE, and CA3183E\* are general-purpose high-voltage silicon n-p-n transistor arrays on a common monolithic substrate.

Types CA3118AT and CA3118T consist of four transistors with two of the transistors connected in a Darlington configuration. These types are well suited for a wide variety of applications in low-power systems in the DC through VHF range. Both types are supplied in a hermetically sealed 12-lead TO-5 type package and operate over the full military temperature range. (CA3118AT and CA3118T are high-voltage versions of the popular predecessor type CA3018.

Types CA3146AE and CA3146E consist of five transistors with two of the transistors connected to form a differentially-connected pair. These types are recommended for low-power applications in the DC through VHF range. Both types are supplied in a 14-lead dual-in-line plastic package and operate over the ambient temperature range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ . (CA3146AE and CA3146E are high-voltage versions of the popular predecessor type CA3046.)

Types CA3183AE and CA3183E consist of five high-current transistors with independent connections for each transistor. In addition two of these transistors (Q1 and Q2) are matched at low-current (i.e. 1mA) for applications where offset parameters are of special importance. A special substrate terminal is also included for greater flexibility in circuit design. Both types are supplied in a 16-lead dual-in-line plastic package and operate over the ambient temperature range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ . (CA3183AE and CA3183E are high-voltage versions of the popular predecessor type CA3083.)

The types with an "A" suffix are premium versions of their non-"A" counterparts and feature tighter control of breakdown voltages making them more suitable for higher voltage applications.

For detailed application information, see companion Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated Circuit Transistor Array."

\* Formerly Developmental Types Nos.

CA3118AT	— TA6091	CA3146E	— TA6181
CA3118T	— TA6182	CA3183AE	— TA6094
CA3146AE	— TA6084	CA3183E	— TA6183

TYPE	$P_T$ ●	$I_C$	$V_{CEO}$	$V_{CBO}$	$V_{CE}$ sat.	$h_{FE}$	$V_{IO}$	$I_{IO}$	$T_A$ Range (Operating) °C
	max. mW	max. mA	max. V	max. V	at 10 mA typ. V	at 1 mA, & $V_{CE}=5\text{V}$ typ.	Diff. Pair at 1 mA max. mV	max. $\mu\text{A}$	
<b>VALUES APPLY FOR EACH TRANSISTOR</b>									
CA3118AT	300	50	40	50	0.33	95	$\pm 5$	2	$-55 - +125$
CA3118T	300	50	30	40	0.33	95	$\pm 5$	2	$-55 - +125$
CA3146AE	300	50	40	50	0.33	95	$\pm 5$	2	$-40 - +85$
CA3146E	300	50	30	40	0.33	95	$\pm 5$	2	$-40 - +85$
CA3183AE	500	75	40	50	0.16	75	$\pm 5$	2.5	$-40 - +85$
CA3183E	500	75	30	40	0.16	75	$\pm 5$	2.5	$-40 - +85$

● Caution on Total Package Power Dissipation: The maximum total package dissipation rating for the CA3118 Series circuits is 450 mW at temperatures up to  $+85^\circ\text{C}$ , then derate linearly at 5 mW/°C. The maximum total package dissipation rating for the CA3146 and CA3183 Series circuits is 750 mW at temperatures up to  $+55^\circ\text{C}$ , then derate linearly at 6.67 mW/°C.

See page 2 for a comparison of related predecessor types with types in this data bulletin.



**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

**Power Dissipation:**

Any one transistor —		
CA3118AT, CA3118T, CA3146AE, CA3146E . . . . .	300	mW
CA3183AE, CA3183E . . . . .	500	mW
Total package —		
Up to $85^\circ\text{C}$ (CA3118AT, CA3118T) . . . . .	450	mW
Up to $55^\circ\text{C}$ (CA3146AE, CA3146E, CA3183AE, CA3183E) . . . . .	750	mW
Above $85^\circ\text{C}$ (CA3118AT, CA3118T) . . . . .	derate linearly 5	mW/ $^\circ\text{C}$
Above $55^\circ\text{C}$ (CA3146AE, CA3146E, CA3183AE, CA3183E) . . . . .	derate linearly 6.67	mW/ $^\circ\text{C}$

**Ambient Temperature Range:**

Operating —		
CA3118AT, CA3118T . . . . .	-55 to +125	$^\circ\text{C}$
CA3146AE, CA3146E, CA3183AE, CA3183E . . . . .	-40 to +85	$^\circ\text{C}$
Storage (all types) . . . . .	-65 to +150	$^\circ\text{C}$


**Lead Temperature (During Soldering):**

At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79\text{mm}$ )		
from case for 10 seconds max. . . . .	+265	$^\circ\text{C}$

**The following ratings apply for each transistor in the device:**

Collector-to-Emitter Voltage ( $V_{CE0}$ ): . . . . .		
CA3118AT, CA3146AE, CA3183AE . . . . .	40	V
CA3118T, CA3146E, CA3183E . . . . .	30	V
Collector-to-Base Voltage ( $V_{CB0}$ ):		
CA3118AT, CA3146AE, CA3183AE . . . . .	50	V
CA3118T, CA3146E, CA3183E . . . . .	40	V
Collector-to-Substrate Voltage ( $V_{C10}$ ): ■		
CA3118AT, CA3146AE, CA3183AE . . . . .	50	V
CA3118T, CA3146E, CA3183E . . . . .	40	V
Emitter-to-Base Voltage ( $V_{EB0}$ ) all types . . . . .	5	V
Collector Current —		
CA3118AT, CA3118T, CA3146AE, CA3146E . . . . .	50	mA
CA3183AE, CA3183E . . . . .	75	mA
Base Current ( $I_B$ ) — CA3183AE, CA3183E . . . . .	20	mA


■ The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.



92CS-14244R1

CA3118AT, CA3118T

CA3146AE, CA314E



92CS-19638

CA3183AE, CA3183E

Fig. 1 - Schematic diagrams of high-voltage arrays.

COMPARISON OF RELATED PREDECESSOR TYPE WITH TYPES IN THIS DATA BULLETIN

	DATA FILE NO.	V <sub>CEO</sub> min.	V <sub>CBO</sub> min.	V <sub>CE</sub> sat. typ. V	V <sub>BE</sub> typ. V	I <sub>C</sub> max. mA	C <sub>CB</sub> typ. pF	C <sub>CI</sub> typ. pF	C <sub>EB</sub> typ. pF				
				I <sub>C</sub> =10 mA	I <sub>C</sub> =1 mA								
CA3018	338	15	20	0.23	0.715	50	0.58	2.8	0.6				
CA3018A	338	15	20	0.23	0.715	50	0.58	2.8	0.6				
CA3118AT		40	50	0.33	0.730	50	0.37	2.2	0.7				
CA3118T		30	40	0.33	0.730	50	0.37	2.2	0.7				
CA3046	341	15	20	0.23	0.715	50	0.58	2.8	0.6				
CA3146AE		40	50	0.33	0.730					50	0.37	2.2	0.7
CA3146E		30	40	0.33	0.730					50	0.37	2.2	0.7
CA3083	481	15	20	0.4	0.74	100	-	-	-				
CA3183AE		40	50	1.7	0.75	75	-	-	-				
CA3183E		30	40	1.7	0.75	75	-	-	-				

NOTE: Related predecessor types are shown in shaded areas.

STATIC ELECTRICAL CHARACTERISTICS – CA3118 and CA3146 Series

CHARACTERISTICS	SYMBOL	TEST CONDITIONS			LIMITS						UNITS
		$T_A = 25^\circ\text{C}$	Typ. Char. Curve Fig. No.	CA3118AT, CA3146AE			CA3118T, CA3146E				
				Min.	Typ.	Max.	Min.	Typ.	Max.		
<b>For Each Transistor:</b>											
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\ \mu\text{A}, I_E = 0$	–	50	72	–	40	72	–	V	
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\ \text{mA}, I_B = 0$	–	40	56	–	30	56	–	V	
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIC}$	$I_{C1} = 10\ \mu\text{A}, I_B = 0, I_E = 0$	–	50	72	–	40	72	–	V	
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\ \mu\text{A}, I_C = 0$	–	5	7	–	5	7	–	V	
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = 10\ \text{V}, I_B = 0$	2	–	see curve	5	–	see curve	5	$\mu\text{A}$	
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10\ \text{V}, I_E = 0$	3	–	0.002	100	–	0.002	100	nA	
DC Forward-Current Transfer Ratio	$h_{FE}$	$V_{CE} = 5\ \text{V}$	$I_C = 10\ \text{mA}$	4	–	85	–	–	85	–	–
			$I_C = 1\ \text{mA}$	4	30	100	–	30	100	–	
			$I_C = 10\ \mu\text{A}$	4	–	90	–	–	90	–	
Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 3\ \text{V}, I_C = 1\ \text{mA}$	5	0.63	0.73	0.83	0.63	0.73	0.83	V	
Collector-to-Emitter Saturation Voltage	$V_{CEsat}$	$I_C = 10\ \text{mA}, I_B = 1\ \text{mA}$	6	–	0.33	–	–	0.33	–	V	
<b>For transistors Q3 and Q4 (Darlington Configuration):</b>											
Collector-Cutoff Current	CA3118AT and CA3118T only	$I_{CEO}$	$V_{CE} = 10\ \text{V}, I_B = 0$	–	–	–	5	–	–	–	$\mu\text{A}$
DC Forward-Current Transfer Ratio			$h_{FE}$	$V_{CE} = 5\ \text{V}, I_C = 1\ \text{mA}$	7	1500	9000	–	1500	9000	–
Base-to-Emitter Voltage (Q3 to Q4)	$V_{BE}$	$V_{CE} = 5\ \text{V}$	$I_E = 10\ \text{mA}$	8	–	1.46	–	–	1.46	–	V
			$I_E = 1\ \text{mA}$	8,9	–	1.32	–	–	1.32	–	
Magnitude of Base-to-Emitter Temperature Coefficient	$\left  \frac{\Delta V_{BE}}{\Delta T} \right $	$V_{CE} = 5\ \text{V}, I_E = 1\ \text{mA}$	–	–	4.4	–	–	4.4	–	mV/°C	
<b>For transistors Q1 and Q2 (AS a Differential Amplifier):</b>											
Magnitude of Input Offset Voltage ( $V_{BE1} = V_{BE2}$ )	$ V_{IO} $	$V_{CE} = 5\ \text{V}, I_E = 1\ \text{mA}$	10,11	–	0.48	5	–	0.48	5	mV	
Magnitude of $h_{FE}$ Ratio	CA3118AT and CA3118T only	$V_{CE} = 5\ \text{V}, I_{C1} = I_{C2} = 1\ \text{mA}$	–	0.9	1.0	1.1	0.9	1.0	1.1	–	
Magnitude of Base-to-Emitter Temperature Coefficient	$\left  \frac{\Delta V_{BE}}{\Delta T} \right $	$V_{CE} = 5\ \text{V}, I_E = 1\ \text{mA}$	–	–	1.9	–	–	1.9	–	mV/°C	
Magnitude of $V_{IO}$ ( $V_{BE1} - V_{BE2}$ ) Temperature Coefficient	$\left  \frac{\Delta V_{IO}}{\Delta T} \right $	$V_{CE} = 5\ \text{V}, I_{C1} = I_{C2} = 1\ \text{mA}$	–	–	1.1	–	–	1.1	–	$\mu\text{V}/^\circ\text{C}$	
Magnitude of Input Offset Current ( $I_{IO1} - I_{IO2}$ )	CA3146AE and CA3146E only	$I_{IO}$	$V_{CE} = 5\ \text{V}, I_{C1} = I_{C2} = 1\ \text{mA}$	12	–	0.3	2	–	0.3	2	$\mu\text{A}$

DYNAMIC ELECTRICAL CHARACTERISTICS – CA3118 and CA3146 Series

CHARACTERISTICS	SYM-BOL	TEST CONDITIONS		CA3118AT CA3146AE			CA3118T CA3146E			UNITS
		T <sub>A</sub> = 25°C	Typ. Char. Curve Fig.No.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Low Frequency Noise Figure	NF	f = 1kHz, V <sub>CE</sub> = 5V, I <sub>C</sub> = 100μA, Source resistance = 1 kΩ	14	–	3.25	–	–	3.25	–	dB
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:		f = 1kHz, V <sub>CE</sub> = 5V, I <sub>C</sub> = 1mA								
Forward-Current Transfer Ratio	h <sub>FE</sub>		16	–	100	–	–	100	–	–
Short-Circuit Input Impedance	h <sub>ie</sub>		16	–	2.7	–	–	3.5	–	kΩ
Open-Circuit Output Impedance	h <sub>oe</sub>		16	–	15.6	–	–	15.6	–	μmho
Open-Circuit Reverse-Voltage Transfer Ratio	h <sub>re</sub>		16	–	1.8x10 <sup>-4</sup>	–	–	1.8x10 <sup>-4</sup>	–	–
Admittance Characteristics:		f = 1MHz, V <sub>CE</sub> = 5V, I <sub>C</sub> = 1mA								
Forward Transfer Admittance	Y <sub>fe</sub>		17	–	31-j1.5	–	–	31-j1.5	–	mmho
Input Admittance	Y <sub>ie</sub>		18	–	0.35+j0.04	–	–	0.3+j0.04	–	mmho
Output Admittance	Y <sub>oe</sub>		19	–	0.001+j0.03	–	–	0.001+j0.03	–	mmho
Reverse Transfer Admittance	Y <sub>re</sub>		20	–	See curve	–	–	See curve	–	mmho
Gain-Bandwidth Product	f <sub>T</sub>	V <sub>CE</sub> = 5V, I <sub>C</sub> = 3mA	21	300	500	–	300	500	–	MHz
Emitter-to-Base Capacitance	C <sub>EB</sub>	V <sub>EB</sub> = 5V, I <sub>E</sub> = 0	22	–	0.70	–	–	0.70	–	pF
Collector-to-Base Capacitance	C <sub>CB</sub>	V <sub>CB</sub> = 5V, I <sub>C</sub> = 0	22	–	0.37	–	–	0.37	–	pF
Collector-to-Substrate Capacitance	C <sub>CI</sub>	V <sub>CI</sub> = 5V, I <sub>C</sub> = 0	22	–	2.2	–	–	2.2	–	pF

STATIC ELECTRICAL CHARACTERISTICS – CA3183 Series

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS						UNITS
		T <sub>A</sub> = 25°C	Typ. Char. Curve Fig. No.	CA3183AE			CA3183E			
				Min.	Typ.	Max.	Min.	Typ.	Max.	
<b>For Each Transistor:</b>										
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> =100μA, I <sub>E</sub> =0	–	50	–	–	40	–	–	V
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> =1mA, I <sub>B</sub> =0	–	40	–	–	30	–	–	V
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>CI</sub> =100μA, I <sub>B</sub> =0, I <sub>E</sub> =0	–	50	–	–	40	–	–	V
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> =500μA, I <sub>C</sub> =0	–	5	–	–	5	–	–	V
Collector-Cutoff Current	I <sub>CEO</sub>	V <sub>CE</sub> =10V, I <sub>B</sub> =0	23	–	–	10	–	–	10	μA
Collector-Cutoff Current	I <sub>CBO</sub>	V <sub>CB</sub> =10V, I <sub>E</sub> =0	24	–	–	1	–	–	1	μA
DC Forward-Current Transfer Ratio	h <sub>FE</sub>	V <sub>CE</sub> =3V, I <sub>C</sub> =10mA	25,26	40	–	–	40	–	–	–
		V <sub>CE</sub> =5V, I <sub>C</sub> =50mA	–	40	–	–	40	–	–	–
Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> =3V, I <sub>C</sub> =10mA	27	0.65	0.75	0.85	0.65	0.75	0.85	V
Collector-to-Emitter Saturation Voltage	*V <sub>CEsat</sub>	I <sub>C</sub> =50mA, I <sub>B</sub> =5mA	28	–	1.7	3.0	–	1.7	3.0	V
<b>For Transistors Q1 and Q2 (As a Differential Amplifier):</b>										
Absolute Input Offset Voltage	V <sub>IO</sub>	V <sub>CE</sub> =3V, I <sub>C</sub> =1mA	29	–	0.47	5	–	0.47	5	mV
Absolute Input Offset Current	I <sub>IO</sub>		30	–	0.78	2.5	–	0.78	2.5	μA

\* A maximum dissipation of 5 transistors x 150mW = 750mW is possible for a particular application.

TYPICAL STATIC CHARACTERISTICS CURVES – CA3118 and CA3146 SERIES




Fig. 2 –  $I_{CEO}$  vs.  $T_A$  for any transistor.




Fig. 3 –  $I_{CBO}$  vs.  $T_A$  for any transistor.




Fig. 4 –  $h_{FE}$  vs.  $I_C$  for any transistor.




Fig. 5 –  $V_{BE}$  vs.  $T_A$  for any transistor.




Fig. 6 –  $V_{CE(sat)}$  vs.  $I_C$  for any transistor.




Fig. 7 –  $h_{FE}$  vs.  $I_C$  for Darlington pair (Q3 and Q4) for types CA3118AT and CA3118T.

TYPICAL STATIC CHARACTERISTICS CURVES — CA3118 and CA3146 SERIES




Fig. 8 —  $V_{BE}$  vs.  $I_E$  for Darlington pair (Q3 and Q4).




Fig. 9 —  $V_{BE}$  vs.  $T_A$  for Darlington pair (Q3 and Q4).




Fig. 10 —  $V_{IO}$  vs.  $T_A$  for Q1 and Q2.




Fig. 11 —  $V_{BE}$  and  $V_{IO}$  vs.  $I_E$  for Q1 and Q2.




Fig. 12 —  $I_{IO}$  vs.  $I_C$  (Q1 and Q2) for types CA3146AE and CA3146E.

TYPICAL DYNAMIC CHARACTERISTICS CURVES (FOR ANY TRANSISTOR) – CA3118, CA3146 SERIES




Fig. 13 – NF vs.  $I_C$  @  $R_S = 500 \Omega$ .




Fig. 14 – NF vs.  $I_C$  @  $R_S = 1k \Omega$ .




Fig. 15 – NF vs.  $I_C$  @  $R_S = 10k \Omega$ .




Fig. 16 –  $h_{fe}$ ,  $h_{ie}$ ,  $h_{oe}$ ,  $h_{re}$  vs.  $I_C$ .




Fig. 17 –  $y_{fe}$  vs.  $f$ .




Fig. 18 –  $y_{ie}$  vs.  $f$ .

TYPICAL DYNAMIC CHARACTERISTICS CURVES (FOR ANY TRANSISTOR) – CA3118, CA3146 SERIES




Fig. 19 –  $y_{oe}$  vs.  $f$ .




Fig. 20 –  $y_{re}$  vs.  $f$ .




Fig. 21 –  $f_T$  vs.  $I_C$




Fig. 22 –  $C_{CE}, C_{CB}, C_{CI}$  vs. bias voltage

TYPICAL STATIC CHARACTERISTICS CURVES – CA3183 SERIES




Fig. 23 –  $I_{CEO}$  vs.  $T_A$  for any transistor.




Fig. 24 –  $I_{CBO}$  vs.  $T_A$  for any transistor.



TYPICAL STATIC CHARACTERISTICS CURVES – CA3183 SERIES




Fig. 25 —  $h_{FE}$  vs.  $T_A$  for any transistor.




Fig. 26 —  $h_{FE}$  vs.  $I_C$  for any transistor.




Fig. 27 —  $V_{BE}$  vs.  $I_C$  for any transistor.




Fig. 28 —  $V_{CE sat}$  vs.  $I_C$  for any transistor.




Fig. 29 —  $|V_{IO}|$  vs.  $I_C$  for differential amplifier (Q1 and Q2).





Fig. 30 —  $|I_{IO}|$  vs.  $I_C$  for differential amplifier (Q1 and Q2).

**DIMENSIONAL OUTLINES**  
**12-LEAD PACKAGE JEDEC MO-006-AG**





92CS-15835

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	.230	0	2	5.84	TP
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	.185	.195		4.19	4.70
∅B	.016	.019	3	.407	.492
∅B <sub>1</sub>	0	0		0	0
∅B <sub>2</sub>	.016	.021	3	.407	.533
∅D	.325	.370		8.51	9.39
∅D <sub>1</sub>	.305	.335		7.75	8.50
F <sub>1</sub>	.020	.040		.51	1.01
f <sub>1</sub>	.028	.034		.712	.863
k	.029	.045	4	.74	1.14
L <sub>1</sub>	.000	.050	3	.00	1.27
L <sub>2</sub>	.250	.500	3	6.4	12.7
L <sub>3</sub>	.500	.562	3	12.7	14.27
∅D	300° TP			300°	TP
N	12		6	12	
N <sub>1</sub>	1		5	1	

**NOTES**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within .002" (0.127 mm) radius of True Position (TP) at maximum material condition.
3. ∅B applies between L<sub>1</sub> and L<sub>2</sub>. ∅B<sub>1</sub> applies between L<sub>2</sub> and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond .500" (12.70 mm).
4. Measure from Max. ∅D.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



92SS-4411R1

**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. C applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.

**14-LEAD DUAL-IN-LINE PLASTIC PACKAGE**  
**JEDEC MO-001-AB**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	.155	.200		3.94	5.08
A <sub>1</sub>	.020	.050		.51	1.27
B	.014	.020		.356	.508
B <sub>1</sub>	.050	.065		1.27	1.65
C	.008	.012		.204	.304
D	.745	.770		18.93	19.55
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	100 TP		2	2.54 TP	
e <sub>A</sub>	300 TP		2, 3	7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	.040	.075		1.02	1.90
S	.065	.090		1.66	2.28

**16-LEAD DUAL-IN-LINE PLASTIC PACKAGE**  
**JEDEC MO-001-AC**


SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	.155	.200		3.94	5.08
A <sub>1</sub>	.020	.050		.51	1.27
B	.014	.020		.356	.508
B <sub>1</sub>	.035	.065		.89	1.65
C	.008	.012		.204	.304
D	.745	.785		18.93	19.93
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	100 TP		2	2.54 TP	
e <sub>A</sub>	300 TP		2, 3	7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	.040	.075		1.02	1.90
S	.015	.060		.39	1.52



# Linear Integrated Circuits

Monolithic Silicon

## CA3045, CA3045F, CA3046



### General-Purpose Transistor Arrays

#### THREE ISOLATED TRANSISTORS AND ONE DIFFERENTIALLY-CONNECTED TRANSISTOR PAIR

For Low-Power Applications at Frequencies  
from DC through the VHF Range

The CA3045 and CA3046 each consist of five general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.

The transistors of the CA3045 and CA3046 are well suited to a wide variety of applications in low power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits. However, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching.

The CA3045 is supplied in a 14-lead dual-in-line hermetic (welded-seal) ceramic package and the CA3045F in a 14-lead dual-in-line hermetic (frit-seal) ceramic package.

The CA3046 is electrically identical to the CA3045 but is supplied in a dual-in-line plastic package

#### FEATURES

- Two matched pairs of transistors  
 $V_{BE}$  matched  $\pm 5$  mV  
Input offset current  $2 \text{ A max. at } I_C = 1 \text{ mA}$
- 5 general purpose monolithic transistors
- Operation from DC to 120 MHz
- Wide operating current range
- Low noise figure - - 3.2 dB typ. at 1 kHz
- Full military temperature range for CA3045  
-55 to +125°C

#### APPLICATIONS

- General use in all types of signal processing systems operating anywhere in the frequency range from DC to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.




Fig.1 - Schematic diagram.

**ABSOLUTE MAXIMUM RATINGS AT T<sub>A</sub> = 25°C**

	CA3045		CA3045F, CA3046		
	Each Transistor	Total Package	Each Transistor	Total Package	
Power Dissipation:					
T <sub>A</sub> up to 55°C	—	—	300	750	mW
T <sub>A</sub> > 55°C	—	—	Derate at 6.67		mW/°C
T <sub>A</sub> up to 75°C	300	750	—	—	mW
T <sub>A</sub> > 75°C	Derate at 8		—	—	mW/°C
Collector-to-Emitter Voltage, V <sub>CEO</sub>	15	—	15	—	V
Collector-to-Base Voltage, V <sub>CBO</sub>	20	—	20	—	V
Collector-to-Substrate Voltage, V <sub>CIO</sub> *	20	—	20	—	V
Emitter-to-Base Voltage, V <sub>EBO</sub>	5	—	5	—	V
Temperature Range:					
Operating	-55 to +125		-55 to +125		°C
Storage	-65 to +150		-65 to +150		°C
Lead Temperature (During Soldering):					
At distance 1/16 ± 1/32" (1.59 ± 0.79 mm)					
from case for 10 seconds max.	+265		+265		°C

\* The collector of each transistor of the CA3045 and CA3046 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected

to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

**ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C**

Characteristics apply for each transistor in the CA3045 and CA3046 as specified.

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS			UNITS	CHARACTERISTIC CURVES
			Type CA3045 Type CA3046				
			MIN.	TYP.	MAX.		FIG.
<b>STATIC CHARACTERISTICS</b>							
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0	20	60	-	V	-
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1 mA, I <sub>B</sub> = 0	15	24	-	V	-
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>C</sub> = 10 μA, I <sub>C1</sub> = 0	20	60	-	V	-
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 10 μA, I <sub>C</sub> = 0	5	7	-	V	-
Collector-Cutoff Current	I <sub>CBO</sub>	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	-	0.002	40	nA	2
Collector-Cutoff Current	I <sub>CEO</sub>	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	See curve	0.5	μA	3
Static Forward Current-Transfer Ratio (Static Beta)	h <sub>FE</sub>	V <sub>CE</sub> = 3 V { I <sub>C</sub> = 10 mA I <sub>C</sub> = 1 mA I <sub>C</sub> = 10 μA	-	100	-	-	4
Input Offset Current for Matched Pair Q <sub>1</sub> and Q <sub>2</sub> :  I <sub>O1</sub> - I <sub>O2</sub>		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	0.3	2	μA	5
Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> = 3 V { I <sub>E</sub> = 1 mA I <sub>E</sub> = 10 mA	-	0.715	-	V	6
Magnitude of Input Offset Voltage for Differential Pair  V <sub>BE1</sub> - V <sub>BE2</sub>		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	0.45	5	mV	6,8
Magnitude of Input Offset Voltage for Isolated Transistors  V <sub>BE3</sub> - V <sub>BE4</sub>  ,  V <sub>BE4</sub> - V <sub>BE5</sub>  ,  V <sub>BE5</sub> - V <sub>BE3</sub>		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	0.45	5	mV	6,8
Temperature Coefficient of Base-to-Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	-1.9	-	mV/°C	7
Collector-to-Emitter Saturation Voltage	V <sub>CES</sub>	I <sub>B</sub> = 1 mA, I <sub>C</sub> = 10 mA	-	0.23	-	V	-
Temperature Coefficient: Magnitude of Input-Offset Voltage	$\frac{ \Delta V_{IO} }{\Delta T}$	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-	1.1	-	μV/°C	8

**ELECTRICAL CHARACTERISTICS (Cont'd.)**

DYNAMIC CHARACTERISTICS							
Low-Frequency Noise Figure	NF	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V}, I_C = 100 \mu\text{A}$ Source Resistance = $1 \text{ k}\Omega$	-	3.25	-	dB	9(b)
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:							
Forward Current-Transfer Ratio	$h_{fe}$	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V}, I_C = 1 \text{ mA}$	-	110	-	-	10
Short-Circuit Input Impedance	$h_{ie}$		-	3.5	-	$\text{k}\Omega$	
Open-Circuit Output Impedance	$h_{oe}$		-	15.6	-	$\mu\text{mho}$	
Open-Circuit Reverse Voltage-Transfer Ratio	$h_{re}$		-	$1.8 \times 10^{-4}$	-	-	
Admittance Characteristics:							
Forward Transfer Admittance	$Y_{fe}$	$f = 1 \text{ MHz}, V_{CE} = 3 \text{ V}, I_C = 1 \text{ mA}$	-	$31 - j1.5$	-	-	11
Input Admittance	$Y_{ie}$		-	$0.3 + j0.04$	-	-	12
Output Admittance	$Y_{oe}$		-	$0.001 + j0.03$	-	-	13
Reverse Transfer Admittance	$Y_{re}$		-	See curve	-	-	14
Gain-Bandwidth Product	$f_T$	$V_{CE} = 3 \text{ V}, I_C = 3 \text{ mA}$	300	550	-	-	15
Emitter-to-Base Capacitance	$C_{EB}$	$V_{EB} = 3 \text{ V}, I_E = 0$	-	0.6	-	pF	-
Collector-to-Base Capacitance	$C_{CB}$	$V_{CB} = 3 \text{ V}, I_C = 0$	-	0.58	-	pF	-
Collector-to-Substrate Capacitance	$C_{CI}$	$V_{CS} = 3 \text{ V}, I_C = 0$	-	2.8	-	pF	-

**STATIC CHARACTERISTICS**




Fig.2 - Typical collector-to-base cutoff current vs ambient temperature for each transistor.






Fig.3 - Typical collector-to-emitter cutoff current vs ambient temperature for each transistor.

STATIC CHARACTERISTICS




92CS-15182

Fig. 4 - Typical static forward current-transfer ratio and beta ratio for transistors  $Q_1$  and  $Q_2$  vs emitter current.




92CS-15216

Fig. 5 - Typical input offset current for matched transistor pair  $Q_1Q_2$  vs collector current.




92CS-15217

Fig. 6 - Typical static base-to-emitter voltage characteristic and input offset voltage for differential pair and paired isolated transistors vs emitter current.



92CS-15186

Fig. 7 - Typical base-to-emitter voltage characteristic vs ambient temperature for each transistor.



92CS-15218

Fig. 8 - Typical input offset voltage characteristics for differential pair and paired isolated transistors vs ambient temperature.

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.9(a) - Typical noise figure vs collector current.




Fig.9(b) - Typical noise figure vs collector current.




Fig.9(c) - Typical noise figure vs collector current.




Fig.10 - Typical normalized forward current-transfer ratio, short-circuit input impedance, open-circuit output impedance, and open-circuit reverse voltage-transfer ratio vs collector current.




Fig.11 - Typical forward transfer admittance vs frequency.

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig. 12 - Typical input admittance vs frequency.




Fig. 13 - Typical output admittance vs frequency.




Fig. 14 - Typical reverse transfer admittance vs frequency.





Fig. 15 - Typical gain-bandwidth product vs collector current.

DIMENSIONAL OUTLINE CA3045, CA3046  
14-Lead Dual-In-Line



92SS-441IR1

JEDEC MO-001-AB  
14-Lead Plastic and Frit Seal  
Dual-in-line Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.75
α	0°	15°		4	15°
N	14			14	
N <sub>1</sub>	0			0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R1

When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.015"

JEDEC MO-002-AD  
14-Lead Ceramic Dual-in-line Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A <sub>1</sub>	0.020	0.085		0.51	1.65
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°		4	15°
N	14			14	
N <sub>1</sub>	0			0	
Q <sub>1</sub>	0.050	0.085		1.27	2.15
S	0.065	0.090		1.66	2.28

92SS-441IR1


NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- α applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.





## CA3086 CA3086F



### General-Purpose N-P-N Transistor Array

Three Isolated Transistors and One Differentially-Connected Transistor Pair  
For Low-Power Applications from DC to 120 MHz

#### Applications

- General-purpose use in signal processing systems operating in the DC to 120-MHz range
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.

RCA-CA3086 consists of five general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.

The transistors of the CA3086 are well suited to a wide variety of applications in low-power systems at frequencies from DC to 120 MHz. They may be used as discrete transistors in conventional circuits. However, they also provide the very significant inherent advantages unique to integrated circuits, such as compactness, ease of physical handling and thermal matching.

The CA3086 is supplied in a 14-lead dual-in line plastic package. The CA3086F is supplied in a 14-lead dual-in-line hermetic (frit-seal) ceramic package.




Fig. 1— Functional diagram of the CA3086.

#### MAXIMUM RATINGS, Absolute—Maximum Values at $T_A = 25^\circ\text{C}$

##### Dissipation:

Any one transistor .....	300	mW
Total package up to $T_A = 55^\circ\text{C}$ .....	750	mW
Above $T_A = 55^\circ\text{C}$ .....	derate linearly 6.67	mW/ $^\circ\text{C}$

##### Ambient Temperature Range:

Operating .....	$-55$ to $+125$	$^\circ\text{C}$
Storage .....	$-65$ to $+150$	$^\circ\text{C}$

##### Lead Temperature (During Soldering):

At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) From case for 10 seconds max. ....	$+265$	$^\circ\text{C}$
--	--------	------------------

##### The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, $V_{CEO}$ .....	15	V
Collector-to-Base Voltage, $V_{CBO}$ .....	20	V
Collector-to-Substrate Voltage, $V_{CISO}^*$ .....	20	V
Emitter-to-Base Voltage, $V_{EBO}$ .....	5	V
Collector Current, $I_C$ .....	50	mA

\*The collector of each transistor in the CA3086 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action. To avoid undesirable coupling between transistors, the substrate (terminal 13) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$**   
**For Equipment Design**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		LIMITS			UNITS
			Typ. Characteristic Curves Fig. No.	Min.	Typ.	Max.	
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10 \mu\text{A}, I_E = 0$	—	20	60	—	V
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1 \text{mA}, I_B = 0$	—	15	24	—	V
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIO}$	$I_C = 10 \mu\text{A}, I_{CI} = 0$	—	20	60	—	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10 \mu\text{A}, I_C = 0$	—	5	7	—	V
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10 \text{V}, I_E = 0$	2	—	0.002	100	nA
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = 10 \text{V}, I_B = 0$	3	—	See Curve	5	$\mu\text{A}$
DC Forward-Current Transfer Ratio	$h_{FE}$	$V_{CE} = 3 \text{V}, I_C = 1 \text{mA}$	4	40	100	—	

**TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR**




Fig.2 -  $I_{CBO}$  vs  $T_A$




Fig.3 -  $I_{CEO}$  vs  $T_A$

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$**   
**Typical Values Intended Only for Design Guidance**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		Typ. Characteristics Curves Fig. No.	TYPICAL VALUES	UNITS
DC Forward-Current Transfer Ratio	$h_{FE}$	$V_{CE} = 3\text{V}$	$I_C = 10\text{mA}$	4	100	
			$I_C = 10\mu\text{A}$	4	54	
Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 3\text{V}$	$I_E = 1\text{mA}$	5	0.715	V
			$I_E = 10\text{mA}$	5	0.800	V
$V_{BE}$ Temperature Coefficient	$\Delta V_{BE}/\Delta T$	$V_{CE} = 3\text{V}, I_C = 1\text{mA}$		6	-1.9	mV/ $^\circ\text{C}$
Collector-to-Emitter Saturation Voltage	$V_{CEsat}$	$I_B = 1\text{mA}, I_C = 10\text{mA}$		—	0.23	V
Noise Figure (low frequency)	NF	$f = 1\text{kHz}, V_{CE} = 3\text{V}, I_C = 100\mu\text{A}, R_S = 1\text{k}\Omega$		—	3.25	dB
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:						
Forward Current-Transfer Ratio	$h_{fe}$	$f = 1\text{kHz}, V_{CE} = 3\text{V}, I_C = 1\text{mA}$		7	100	—
Short-Circuit Input Impedance	$h_{ie}$			7	3.5	k $\Omega$
Open-Circuit Output Impedance	$h_{oe}$			7	15.6	$\mu\text{mho}$
Open-Circuit Reverse-Voltage Transfer Ratio	$h_{re}$			7	$1.8 \times 10^{-4}$	—
Admittance Characteristics:						
Forward Transfer Admittance	$y_{fe}$	$f = 1\text{MHz}, V_{CE} = 3\text{V}, I_C = 1\text{mA}$		8	$31 - j1.5$	mmho
Input Admittance	$y_{ie}$			9	$0.3 + j0.04$	mmho
Output Admittance	$y_{oe}$			10	$0.001 + j0.03$	mmho
Reverse Transfer Admittance	$y_{re}$			11	See Curve	—
Gain-Bandwidth Product	$f_T$	$V_{CE} = 3\text{V}, I_C = 3\text{mA}$		12	550	MHz
Emitter-to-Base Capacitance	$C_{EBO}$	$V_{EB} = 3\text{V}, I_E = 0$		—	0.6	pF
Collector-to-Base Capacitance	$C_{CBO}$	$V_{CB} = 3\text{V}, I_C = 0$		—	0.58	pF
Collector-to-Substrate Capacitance	$C_{CIO}$	$V_{CI} = 3\text{V}, I_C = 0$		—	2.8	pF

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.4 -  $h_{FE}$  vs  $I_E$




Fig.5 -  $V_{BE}$  vs  $I_E$




Fig.6 -  $V_{BE}$  vs  $T_A$




Fig. 7— Normalized  $h_{fe}$ ,  $h_{ie}$ ,  $h_{oe}$ ,  $h_{re}$  vs  $I_C$ .




Fig. 8—  $y_{fe}$  vs  $f$ .




Fig. 9—  $y_{ie}$  vs  $f$ .




Fig. 10—  $y_{oe}$  vs  $f$ .




Fig. 11—  $y_{re}$  vs  $f$ .





Fig. 12—  $f_T$  vs  $I_C$ .

**DIMENSIONAL OUTLINE**  
**14-LEAD DUAL-IN-LINE PLASTIC AND FRIT-SEAL PACKAGE-JEDEC M0-001-AB**




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	• 0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R1

**NOTES:**

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



### Super-Beta Transistor Array

Differential Cascode Amplifier Plus 3 Independent Transistors

#### Applications

##### Differential Cascode Amplifier:

- Super-beta pre-amplifier for op-amp
- High-impedance dc meter amplifier
- Low-noise video amplifier
- Piezoelectric transducer amplifier
- Long-interval timer
- Low-noise amplifier—for operation from high-source impedances
- Long-duration one-shot multivibrator
- Comparator with high-input impedance
- Long-time-constant integrator
- Photocell amplifier

##### Independent Transistors:

- General use in signal processing systems in dc through vhf range

RCA-CA3095E\* is a monolithic array of transistors connected as a super-beta differential cascode amplifier with three independent n-p-n transistors. (Refer to Fig. 1 for following description.)

The differential cascode amplifier incorporates two cascode amplifiers consisting of transistors Q1, Q3 and Q2, Q4, respectively, plus a voltage-limiting circuit, consisting of diodes D1, D2 and p-n-p transistor Q5. Two of these transistors, Q1 and Q2, are super-beta types that have an  $h_{FE} > 1000$  and are capable of operating over a wide current range of 1  $\mu$ A to 2 mA. Each of these types comprises the input section of its respective cascode amplifier. The output section of each cascode amplifier employs a conventional n-p-n transistor, Q3, Q4, respectively. The output signal is obtained at the collectors of these transistors. See Operating Considerations on page 8 for bias considerations of the differential cascode amplifier.

The exceptionally high-beta characteristics of Q1 and Q2, plus the large signal-voltage swing capability of Q3 and Q4, make the composite differential cascode amplifier an excellent choice for a broad range of small-signal, high-input-impedance amplifier applications including low-noise video amplifiers. This amplifier is also recommended for use in long-interval timers, oscillators, and long-duration one-shot applications.

The independent transistors, Q6, Q7 and Q8, are high-voltage silicon n-p-n conventional types for general use in signal processing systems in the frequency range from dc through vhf. Separate terminals for each of these transistors permit maximum flexibility in circuit design.

The CA3095E is supplied in a 16-lead dual-in-line plastic package and operates over the ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

\* Formerly developmental type TA6269X.

#### Features

- Two super-beta n-p-n transistors —  $h_{FE} > 1000$
- Voltage-limiting circuitry (D1, D2, Q5)
- Operation possible at  $I_{IB}$  down to  $< 1$  nA
- Matched pair (Q1 and Q2) —  
 $V_{IO} = 5$  mV max. at  $I_C = 100$   $\mu$ A dc  
 $I_{IO} = 20$  nA max. at  $I_C = 100$   $\mu$ A dc
- Wide current range —  $< 1$   $\mu$ A to 2 mA

##### Independent Transistors:

- $h_{FE} = 300$  typ. for each transistor
- Wide current range —  $< 1$   $\mu$ A to 10 mA
- Matched general-purpose transistors
- High voltage —  $V_{CBO} = 45$  V max.




Fig.1—Schematic Diagram — CA3095E.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

<b>Power Dissipation:</b>			
Any One Transistor	300	mW	
<b>Total Package—</b>			
Up to $25^\circ\text{C}$	750	mW	
Above $25^\circ\text{C}$	6.67	mW/ $^\circ\text{C}$	derate linearly
<b>Ambient Temperature Range:</b>			
Operating	-55 to +125	$^\circ\text{C}$	
Storage	-55 to +150	$^\circ\text{C}$	
<b>Lead Temperature (During Soldering):</b>			
At distance not less than 1/32" (0.79 mm) from case for 10 seconds max.	+265	$^\circ\text{C}$	
<b>Voltage and Current Ratings Apply for Each Specified Transistor:</b>			
<b>Super-Beta Transistors (Q1, Q2)—</b>			
Collector-to-Base Voltage ( $V_{CB0}$ )	6	V	
Emitter-to-Base Voltage ( $V_{EB0}$ )	6	V	
Collector-to-Substrate Voltage ( $V_{C10}$ )*	45	V	
Collector Current ( $I_C$ )	50	mA	
Base Current ( $I_B$ )	20	mA	

**Conventional N-P-N Transistors (Q3, Q4, Q6, Q7, Q8)—**

Collector-to-Base Voltage ( $V_{CB0}$ )	45	V
Collector-to-Emitter Voltage ( $V_{CE0}$ )	35	V
Emitter-to-Base Voltage ( $V_{EB0}$ )	6	V
Collector-to-Substrate Voltage ( $V_{C10}$ )*	45	V
Collector Current ( $I_C$ )	50	mA
Base Current ( $I_B$ )	20	mA
<b>Conventional P-N-P Transistor (Q5)—</b>		
Collector-to-Base Voltage ( $V_{CB0}$ )	-45	V
Collector-to-Emitter Voltage ( $V_{CE0}$ )	-35	V
Limiting Circuit Current ( $I_{Pin 11}$ )	20	mA

\* The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.

**Static Characteristics**

Characteristics	Symbol	Test Conditions		Limits			Units		
		$T_A = 25^\circ\text{C}$		Min.	Typ.	Max.			
		Typical Charact.	Ckt. Fig. No.					Curve Fig. No.	
<b>Characteristics Apply for Each Super-Beta Cascode Amplifier Transistor Pair (Q1, Q3) and (Q2, Q4), Unless Indicated Otherwise</b>									
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10 \mu\text{A}, I_E = 0$ See Note 1		2	6	—	V		
Emitter-to-Base Breakdown Voltage (Applies only to Q1 & Q2)	$V_{(BR)EBO}$	$I_E = 100 \mu\text{A}, I_C = 0$ Term. 9 to 8 or Term. 7 to 8			6	8	V		
Collector-to-Substrate Breakdown Voltage	$V_{(BR)C10}$	$I_{C1} = 100 \mu\text{A}, I_B = I_E = 0$			45	—	V		
Collector Cutoff Current	$I_{CER}$	$V_{6-8}$ or $V_{10-8} = 10 \text{V}, I_{11} = 100 \mu\text{A}$ $R_{BE} = 100 \text{M}\Omega$		3	6*	—	nA		
DC Forward-Current Transfer Ratio	$h_{FE}$	$V_{10-8} = 5 \text{V}$ or $V_{6-8} = 5 \text{V}$	$I_C = 1 \text{mA}$		—	1500	—		
			$I_C = 100 \mu\text{A}$	4	7	1000	2000	5000	
			$I_C = 10 \mu\text{A}$			—	1500	—	
Base-to-Emitter Voltage (Applies only to Q1 & Q2)	$V_{BE}$	$I_C = 100 \mu\text{A}, V_{6-8}$ or $V_{10-8} = 5 \text{V}$			8	0.50	0.59	0.68	V
Saturation Voltage	$V_{sat}$	$I_6$ or $I_{10} = 1 \text{mA}, I_{11} = 100 \mu\text{A}, I_7$ or $I_9 = 100 \mu\text{A}$		5	9	—	0.22	0.7	V
<b>For Cascode Amplifiers as a Differential Matched Pair</b>									
Magnitude of Input-Offset Voltage	$ I_{IO} $	$I_C = 100 \mu\text{A}$			—	1	5	mV	
Magnitude of Input-Offset Current	$ I_{IO} $	$V_{6-8} = V_{10-8} = 5 \text{V}$			—	4	20	nA	
Magnitude of Input-Offset Voltage Drift (Temp. Coeff.)	$\frac{ \Delta V_{IO} }{\Delta T}$				—	3.3	—	$\mu\text{V}/^\circ\text{C}$	
Magnitude of Input-Offset Current Drift (Temp. Coeff.)	$\frac{ \Delta I_{IO} }{\Delta T}$				—	0.05	—	nA/ $^\circ\text{C}$	

Note 1: Terminal No. 9 to terminals 10 and 11 connected or terminal No. 7 to terminals 6 and 11 connected.



## Static Characteristics (Cont'd)

Characteristics	Symbol	Test Conditions		Limits			Units		
		$T_A = 25^\circ\text{C}$	Typical Charact.		Min.	Typ.		Max.	
			Ckt. Fig. No.	Curve Fig. No.					
<b>For Each Conventional n-p-n Transistor (Q3, Q4, Q6, Q7, Q8)</b>									
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\ \mu\text{A}, I_E = 0$			45	95	—	V	
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\ \text{mA}, I_B = 0$			35	50	—	V	
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 100\ \mu\text{A}, I_C = 0$			6	8	—	V	
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIO}$	$I_{CI} = 100\ \mu\text{A}, I_B = I_E = 0$			45	95	—	V	
Collector Cutoff Current	$I_{CEO}$	$V_{CE} = 10\ \text{V}, I_B = 0$		12	—	—	100	nA	
Collector Cutoff Current	$I_{CBO}$	$V_{CB} = 10\ \text{V}, I_E = 0$		13	—	—	10	nA	
DC Forward Current Transfer Ratio	$h_{FE}$	$V_{CE} = 5\ \text{V}$	$I_C = 10\ \text{mA}$	14	—	210	—		
			$I_C = 1\ \text{mA}$		—	150	300		500
			$I_C = 10\ \mu\text{A}$		—	180	—		
Base-to-Emitter Voltage	$V_{BE}$	$I_C = 1\ \text{mA}, V_{CE} = 5\ \text{V}$			15	0.60	0.69	0.78	V
Collector-to-Emitter Saturation Voltage	$V_{CE(sat)}$	$I_C = 10\ \text{mA}, I_B = 1\ \text{mA}$			16	—	0.22	0.7	V

## Dynamic Characteristics

Characteristics	Symbol	Test Conditions		Limits			Units	
		$T_A = 25^\circ\text{C}$	Typical Charact.		Min.	Typ.		Max.
			Ckt. Fig. No.	Curve Fig. No.				
<b>Characteristics Apply for Each Super-Beta Cascode Amplifier Transistor Pair (Q1, Q3), Unless Indicated Otherwise</b>								
Gain-Bandwidth Product	$f_T$	$I_C = 100\ \mu\text{A}, V_{6-8} = V_{10-8} = 5\ \text{V}$		17	—	78	—	MHz
Noise Voltage (Referred to Input) For Differential Amplifier Operation	$E_N$	$I_C = 50\ \mu\text{A}, f = 10\ \text{Hz}$		18	—	13	—	$\text{nV}/\sqrt{\text{Hz}}$
Noise Current (Referred to Input) For Differential Amplifier Operation	$I_N$	$I_C = 5\ \mu\text{A}, f = 10\ \text{Hz}$		19	—	0.12	—	$\text{pA}/\sqrt{\text{Hz}}$
Collector-to-Base Capacitance	$C_{CB}$	$V_{6-7} = V_{10-9} = 5\ \text{V}, I_E = 0$		20	—	0.3	—	pF
Collector-to-Substrate Capacitance	$C_{CIO}$	$V_{6-5} = V_{10-5} = 5\ \text{V}, I_B = 0$		21	—	3.0	—	pF
<b>For Each Conventional Transistor (Q3 through Q8)</b>								
Gain-Bandwidth Product	$f_T$	$I_C = 100\ \mu\text{A}, V_{CE} = 5\ \text{V}$		22	—	100	—	MHz
		$I_C = 3\ \text{mA}, V_{CE} = 5\ \text{V}$			—	320	—	
Noise Voltage (Referred to Input)	$E_N$	$I_C = 100\ \mu\text{A}, V_{CE} = 5\ \text{V}, f = 10\ \text{Hz}$		23	—	5	—	$\text{nV}/\sqrt{\text{Hz}}$
Noise Current (Referred to Input)	$I_N$	$I_C = 10\ \mu\text{A}, V_{CE} = 5\ \text{V}, f = 10\ \text{Hz}$		24	—	0.8	—	$\text{pA}/\sqrt{\text{Hz}}$
Collector-to-Base Capacitance	$C_{CB}$	$V_{CB} = 5\ \text{V}, I_E = 0$		25	—	0.4	—	pF
Collector-to-Substrate Capacitance	$C_{CIO}$	$V_{CI} = 5\ \text{V}, I_B = 0$		26	—	2	—	pF

\* Curve plotted for  $I_{CEO}$  characteristic.

Test Circuits for Measurement of Super-Beta Cascode Amplifier Characteristics




Fig. 2— $V(BR)CBO$  test circuit.




Fig. 3— $I_{CER}$  test circuit




Fig. 4—DC Beta ( $h_{FE}$ ) test circuit.




Fig. 5— $V_{sat}$  test circuit for super-beta cascode pairs.




Fig. 6—Collector cut-off current vs ambient temperature for super-beta cascode pairs.




Fig. 7— $h_{FE}$  vs.  $I_C$  for each super-beta cascode amplifier transistor pair ( $Q_1, Q_3$ ) and ( $Q_2, Q_4$ ).




Fig.8— $V_{BE}$  vs.  $I_C$  for each super-beta transistor (Q1 and Q2).




Fig.9— $V_{CE(sat)}$  vs.  $I_C$  for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig.10— $I-V$  characteristics for the super-beta cascode pairs.




Fig.11— $I-V$  characteristics for the super-beta cascode pairs.




Fig.12—Collector cutoff current vs ambient temperature for the conventional transistors ( $V_{CE} = 5\text{ V}, 10\text{ V}$ ).




Fig.13—Collector cutoff current vs ambient temperature for the conventional transistors ( $V_{CB} = 5\text{ V}, 10\text{ V}, 15\text{ V}$ ).




Fig. 14— $h_{FE}$  vs.  $I_C$  for each conventional transistor (Q6, Q7, Q8).




Fig. 15— $V_{BE}$  as a function of collector current for the conventional transistors.




Fig. 16— $V_{CE(sat)}$  as a function of collector current for the conventional transistors.




Fig. 17—Gain bandwidth product vs collector current for the super-beta cascode pairs.




Fig. 18— $I_N$  vs.  $f$  for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig. 19— $E_N$  vs.  $f$  for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig.20— $C_{CB}$  vs.  $V_{CB0}$  for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig.21— $C_{CI}$  vs.  $V_{CI0}$  for each super-beta cascode amplifier transistor pair (Q1, Q3) and (Q2, Q4).




Fig.22—Gain bandwidth product vs collector current for the conventional transistors.




Fig.23—Noise voltage vs frequency for the conventional transistors.




Fig.24— $I_N$  vs.  $f$  for each conventional transistor (Q6, Q7, Q8).






Fig.25—Collector-to-base and emitter-to-base capacitances vs bias voltage for the conventional transistors.



92CS-20370

Fig.26—Collector-to-substrate capacitance vs bias voltage for the conventional transistors.

TYPICAL APPLICATIONS



92CS-20371

Fig.27—Bias arrangement for operation of the super-beta differential cascode amplifier.

Operating Considerations

Operation Considerations for the Super-Beta Differential Cascode Amplifier

An internal voltage-limiting network (diodes D1, D2 and p-n-p transistor Q5) incorporated in the differential-cascode amplifier, assures that the applied collector-to-emitter voltage of each super-beta unit is maintained below two volts. Fig. 27 shows a typical bias arrangement of the super-beta differential cascode amplifier.

Bias current for this network must be supplied by an external source. This bias current can be obtained by simply connecting a resistor from Pin 11 to the positive supply of the differential amplifier. The return path for most of the bias current is through the substrate, Pin 5, rather than through the common emitter, Pin 8. This arrangement provides superior common-mode and power-supply rejection. As a general rule-of-thumb, the current supplied into Pin 11 should be approximately 0.04 to 0.1 times the value of the quiescent current of Pin 8.

TYPICAL APPLICATIONS (Cont'd)




Fig. 28—Super-beta Op-Amp with diode drive network.




Fig. 29—Super-beta Op-Amp with resistor drive network.




Fig. 30—High-input-impedance, low-noise amplifier circuit.




Fig. 31—Typical high-input-impedance dc voltmeter circuit.




Fig. 32—Long-delay monostable multivibrator circuit.




Fig. 33—Low input-bias current comparator circuit.




Fig.34—CA3095E wideband amplifier.





Fig.35—Equivalent input noise voltage vs. frequency for circuit of figure 34.

DIMENSIONAL OUTLINE

16 LEAD DUAL-IN-PLASTIC PACKAGE  
JEDEC MO-001-AC




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	●0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1

NOTES:

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013"





## Thyristor/Transistor Array

For Military, Commercial, and Industrial Applications

### Includes:

- Uncommitted n-p-n Transistor
- Sensitive-Gate Silicon Controlled Rectifier
- Programmable Unijunction Transistor (PUT)
- p-n-p/n-p-n Transistor Pair
- Zener Diode
- Separate Substrate Connection


RCA-CA3097E\* Thyristor/Transistor Array is a monolithic integrated circuit that enables circuit designers to further integrate control systems. The CA3097E consists of five independent and completely isolated elements on one chip: an n-p-n transistor, a p-n-p/n-p-n transistor pair, a zener diode, a programmable unijunction transistor (PUT), and a sensitive-gate silicon controlled rectifier (SCR).

The CA3097 is supplied in either the 16-lead dual-in-line plastic package ("E" suffix) or the chip version ("H" suffix), and operates over the full military-temperature range of  $-55$  to  $+125^{\circ}\text{C}$ .

\* Formerly Dev. No. TA6281

### Features:

- Complete isolation between elements
- n-p-n transistor –  $V_{\text{CEO}} = 30$  V (min.)  
 $I_{\text{C}} = 100$  mA (max.)
- p-n-p/n-p-n transistor pair – beta  $\geq 8000$  (typ.) @  $I_{\text{C}} = 10$  mA, individual: p-n-p, n-p-n, or transistor pair operation
- Programmable unijunction transistor (PUT) – peak-point current = 15 nA (typ.) at  $R_{\text{G}} = 1$  M $\Omega$ ;  $V_{\text{AK}} = \pm 30$  V
- (PUT) Extremely long RC time constants with low value of external capacitor
- Sensitive-gate silicon controlled rectifier (SCR) – 150 mA forward current (max.)
- Zener-diode impedance ( $Z_{\text{Z}}$ ) = 15  $\Omega$  (typ.) at 10 mA



92CS-21935

Fig. 1 – Schematic diagram of CA3097E.

### Applications:

- Timers
- Light dimmers/motor controls
- Oscillators
- "One-shot" multivibrators
- Voltage regulators
- Comparators, Schmitt triggers
- Constant-current sources
- Amplifiers
- Logic circuits
- SCR triggering
- Pulse Circuits

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$** 

Isolation Voltage, any terminal to substrate*	.....	+50 V
Dissipation, Total Package:		
Up to $T_A = 55^\circ\text{C}$	.....	750 mW
Above $T_A = 55^\circ\text{C}$	.....	derate linearly at 6.67 mW/ $^\circ\text{C}$
Ambient Temperature Range:		
Operating	.....	$-55$ to $+125^\circ\text{C}$
Storage	.....	$-65$ to $+150^\circ\text{C}$
Lead Temperature (During Soldering):		
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10 seconds max.	.....	$+265^\circ\text{C}$
<b>Each n-p-n Transistor (Q3,Q5)</b>		
The following ratings apply with terminals 6 & 9 connected together.		
Collector-to-Emitter Voltage ( $V_{\text{CEO}}$ )	.....	30 V
Collector-to-Base Voltage ( $V_{\text{CBO}}$ )	.....	50 V
Emitter-to-Base Voltage ( $V_{\text{EBO}}$ )	.....	5 V
Collector Current ( $I_{\text{C}}$ )	.....	100 mA
Base Current ( $I_{\text{B}}$ )	.....	20 mA
Dissipation ( $P_{\text{D}}$ )	.....	500 mW
<b>p-n-p Transistor (Q4)</b>		
The following ratings apply with terminals 7 & 8 connected together.		
Collector-to-Emitter Voltage ( $V_{\text{CEO}}$ )	.....	$-40$ V
Collector-to-Base Voltage ( $V_{\text{CBO}}$ )	.....	$-50$ V
Emitter-to-Base Voltage ( $V_{\text{EBO}}$ )	.....	$-40$ V
Collector Current ( $I_{\text{C}}$ )	.....	$-10$ mA
Base Current ( $I_{\text{B}}$ )	.....	$-3$ mA
Dissipation ( $P_{\text{D}}$ )	.....	200 mW
<b>p-n-p/n-p-n Transistor Pair (Q3,Q4)</b>		
Dissipation ( $P_{\text{D}}$ )	.....	500 mW
<b>Programmable Unijunction Transistor, PUT (Q1)</b>		
Gate-to-Cathode Positive Voltage ( $V_{\text{GK}}$ )	.....	30 V
Gate-to-Cathode Negative Voltage ( $V_{\text{GKR}}$ )	.....	5 V
Gate-to-Anode Negative Voltage ( $V_{\text{GA}}$ )	.....	30 V
Anode-to-Cathode Voltage ( $V_{\text{AK}}$ )	.....	$\pm 30$ V
DC Anode Current	.....	150 mA
Peak Anode Non-Recurrent Forward (On-State) Current (10 $\mu\text{s}$ pulse)	.....	2 A
Total Average Dissipation	.....	300 mW
<b>Silicon Controlled Rectifier, SCR (Q2)</b>		
Repetitive Peak Reverse Voltage ( $V_{\text{RRXM}}$ ), $R_{\text{GK}} = 1 \text{ k}\Omega$	.....	30 V
Repetitive Peak Off-State Voltage ( $V_{\text{DRXM}}$ ), $R_{\text{GK}} = 1 \text{ k}\Omega$	.....	30 V
DC On-State Current ( $I_{\text{TDC}}$ )	.....	150 mA
Peak Surge (Non-Repetitive) On-State Current (10 $\mu\text{s}$ pulse)	.....	2 A
Forward Peak Gate Current ( $I_{\text{GFM}}$ )	.....	20 mA
Peak Gate-to-Cathode Reverse Voltage ( $V_{\text{GRM}}$ )	.....	5 V
Total Average Dissipation	.....	300 mW
<b>Zener Diode, (Z1)</b>		
DC Current ( $I_{\text{Z}}$ )	.....	25 mA
Dissipation ( $P_{\text{D}}$ )	.....	250 mW

\* One or more of the terminals of each element of the CA3097E is isolated from the substrate by a junction diode. In order to maintain electrical isolation between elements, the substrate terminal must be connected to a voltage which is no more positive than that of any other terminal. To avoid undesirable coupling between elements, the substrate terminal (terminal 10) should be maintained at either dc or signal (ac) ground.

## ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS Ambient Temperature (T <sub>A</sub> ) = 25°C Unless Otherwise Specified	FIG. NO.	LIMITS			UNITS
				Min.	Typ.	Max.	
<b>n-p-n TRANSISTORS Q3, Q5 (TERMINALS 6 and 9 CONNECTED)</b>							
COLLECTOR CUTOFF CURRENT	I <sub>CBO</sub>	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0		–	–	1	μA
COLLECTOR CUTOFF CURRENT	I <sub>CEO</sub>	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0		–	–	10	μA
COLLECTOR-TO-EMITTER BREAKDOWN VOLTAGE	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 100μA, I <sub>B</sub> = 0		30	–	–	V
COLLECTOR-TO-BASE BREAKDOWN VOLTAGE	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 100μA, I <sub>E</sub> = 0		50	–	–	V
COLLECTOR-TO-SUBSTRATE BREAKDOWN VOLTAGE	V <sub>(BR)C1O</sub>	I <sub>C1</sub> = 100μA, I <sub>B</sub> = 0, I <sub>E</sub> = 0		50	–	–	V
EMITTER-TO-BASE BREAKDOWN VOLTAGE	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 100μA, I <sub>C</sub> = 0		5	7.5	10	V
COLLECTOR-TO-EMITTER SATURATION VOLTAGE	V <sub>CE(SAT)</sub>	I <sub>C</sub> = 50mA, I <sub>B</sub> = 5mA I <sub>C</sub> = 10mA, I <sub>B</sub> = 1mA	5	–	–	0.65	V
BASE-TO-EMITTER SATURATION VOLTAGE	V <sub>BE(SAT)</sub>	I <sub>C</sub> = 10mA, I <sub>B</sub> = 1mA	2	–	0.76	–	V
BASE-TO-EMITTER VOLTAGE	V <sub>BE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA	3	0.65	0.73	0.85	V
DC FORWARD-CURRENT TRANSFER RATIO	h <sub>FE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA V <sub>CE</sub> = 3V, I <sub>C</sub> = 50mA	4	100	130	–	
				80	120	–	
<b>p-n-p TRANSISTOR Q4 (TERMINALS 7 and 8 CONNECTED)</b>							
COLLECTOR CUTOFF CURRENT	I <sub>CBO</sub>	V <sub>CB</sub> = -10 V, I <sub>E</sub> = 0		–	–	-1	μA
COLLECTOR CUTOFF CURRENT	I <sub>CEO</sub>	V <sub>CE</sub> = -10 V, I <sub>B</sub> = 0		–	–	-10	μA
COLLECTOR-TO-EMITTER BREAKDOWN VOLTAGE	V <sub>(BR)CEO</sub>	I <sub>C</sub> = -100μA, I <sub>B</sub> = 0		-40	–	–	V
COLLECTOR-TO-BASE BREAKDOWN VOLTAGE	V <sub>(BR)CBO</sub>	I <sub>C</sub> = -10μA, I <sub>E</sub> = 0		-50	–	–	V
EMITTER-TO-SUBSTRATE BREAKDOWN VOLTAGE	V <sub>(BR)E1O</sub>	I <sub>E1</sub> = 10μA, I <sub>B</sub> = 0, I <sub>E</sub> = 0		-50	–	–	V
EMITTER-TO-BASE BREAKDOWN VOLTAGE	V <sub>(BR)EBO</sub>	I <sub>E</sub> = -10μA, I <sub>C</sub> = 0		-40	–	–	V
COLLECTOR-TO-EMITTER SATURATION VOLTAGE	V <sub>CE(SAT)</sub>	I <sub>C</sub> = -1mA, I <sub>B</sub> = -100μA	6	–	–	-0.33	V
BASE-TO-EMITTER SATURATION VOLTAGE	V <sub>BE(SAT)</sub>	I <sub>C</sub> = -1mA, I <sub>B</sub> = -100μA	7	–	-0.7	–	V
BASE-TO-EMITTER VOLTAGE	V <sub>BE</sub>	V <sub>CE</sub> = -3 V, I <sub>C</sub> = -100μA	8	-0.5	-0.6	-0.7	V
DC FORWARD-CURRENT TRANSFER RATIO	h <sub>FE</sub>	V <sub>CE</sub> = -3 V, I <sub>C</sub> = -100μA V <sub>CE</sub> = -3 V, I <sub>C</sub> = -1 mA	9	30	60	–	
				40	–	–	
<b>n-p-n/p-n-p TRANSISTOR PAIR Q3, Q4</b>							
DC FORWARD-CURRENT TRANSFER RATIO	h <sub>FE</sub>	V <sub>CE</sub> (n-p-n) = 3V, I <sub>C</sub> = 10mA V <sub>CE</sub> (n-p-n) = 3V, I <sub>C</sub> = 50mA	10	–	8000	–	
			10	–	6500	–	

## ELECTRICAL CHARACTERISTICS (Cont'd.)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS Ambient Temperature ( $T_A$ ) = 25°C Unless Otherwise Specified	FIG. NO.	LIMITS			UNITS
				Min.	Typ.	Max.	
<b>PROGRAMMABLE UNIJUNCTION TRANSISTOR (PUT), Q1</b>							
OFFSET VOLTAGE	$V_T^*$	$V_S = 10V, R_G = 10k\Omega$	11,22 <sup>a</sup>	0.2	—	0.7	V
		$V_S = 10V, R_G = 1M\Omega$		0.2	—	0.7	
ANODE-TO-CATHODE ON-STATE VOLTAGE	$V_F$	$I_F = 50mA$	12	—	0.90	1.5	V
		$I_F = 100mA$		—	1	—	
PEAK OUTPUT VOLTAGE	$V_{OM}$	$C = 0.22\mu F$ Anode Supply Voltage = 20V	13,23	—	10	—	V
PEAK-POINT CURRENT	$I_P$	$V_S = 10V, R_G = 10k\Omega$	14,22 <sup>a</sup>	—	0.55	1	$\mu A$
		$V_S = 10V, R_G = 1M\Omega$	—	—	0.015	0.15	
VALLEY-POINT CURRENT	$I_V$	$V_S = 10V, R_G = 10k\Omega$	17,15	4	40	—	$\mu A$
		$V_S = 10V, R_G = 1M\Omega$	16	—	—	25	
GATE REVERSE CURRENT	$I_{GAO}$	$V_S = 30V$	22 <sup>c</sup>	—	0.02	—	nA
GATE REVERSE CURRENT	$I_{GKS}$	Anode-To-Cathode Short, $V_S = 30V$	22 <sup>d</sup>	—	0.2	—	nA
OUTPUT PULSE RISE TIME	$t_r$	Anode-Supply Voltage = 20V $C = 0.22\mu F$	23	—	60	—	ns
<b>SILICON CONTROLLED RECTIFIER (SCR), Q2</b>							
PEAK OFF-STATE CURRENT: FORWARD	$I_{DXM}$	$V_{DRXM} = 30V, R_{GK} = 1k\Omega$	24	—	—	2	$\mu A$
FORWARD DC VOLTAGE DROP	$V_T$	$I_T = 50 mA$	18	—	0.90	1.5	V
GATE-TO-SOURCE TRIGGER CURRENT	$I_{GS}$	$T_A = 25^\circ C$	26	—	33	100	$\mu A$
		$T_A = -55^\circ C$	26	—	50	—	
DC GATE-TRIGGER VOLTAGE	$V_{GT}$	$V_L = 10V, R_L = 100\Omega$	19	—	0.55	0.75	V
HOLDING CURRENT	$I_{HO}$	$R_{GK} = 1k\Omega$	20,24	—	1.2	—	mA
CRITICAL RATE-OF-RISE OF OFF-STATE VOLTAGE	$dv/dt$	EXPONENTIAL RISE, $R_{GK} = 1k\Omega, V_{DRXM} = 30V$	25	—	150	—	V/ $\mu s$
GATE-CONTROLLED TURN-ON TIME	$t_{gt}$	See Fig. 33	33	—	50	—	ns
CIRCUIT-COMMUTATED TURN-OFF TIME	$t_q$	See Fig. 33	33	—	10	—	$\mu s$
<b>ZENER DIODE, Z1</b>							
ZENER VOLTAGE	$V_Z$	$I_Z = 10mA$	21	7.2	8	8.8	V
ZENER IMPEDANCE	$Z_Z$	$I_Z = 10mA, f = 1kHz$		—	15	25	$\Omega$
ZENER VOLTAGE	$(\Delta V_Z / V_Z) / \Delta T$	$I_Z = 10mA$		—	+0.05	—	%/ $^\circ C$
TEMPERATURE COEFFICIENT							
ZENER-TO-SUBSTRATE BREAKDOWN VOLTAGE	$V_{(BR)Z1O}$	$I_Z = 100\mu A$ TERM. 5 TO SUBSTRATE		50	80	—	V

\*  $V_T = V_P - V_S$  (Fig. 22)




Fig. 2 - Base-to-emitter saturation voltage vs. collector current for n-p-n transistors Q3 & Q5.




Fig. 3 - Base-to-emitter voltage vs. ambient temperature for n-p-n transistors Q3 & Q5.

TYPICAL CHARACTERISTICS




Fig. 4 - DC forward-current transfer ratio vs. collector current for n-p-n transistors Q3 & Q5.




Fig. 5 - Collector-to-emitter saturation voltage vs. collector current for n-p-n transistors Q3 & Q5.




Fig. 6 - Collector-to-emitter saturation voltage vs. collector current for p-n-p transistor Q4.

TYPICAL CHARACTERISTICS (CONT'D)




Fig.7 - Base-to-emitter saturation voltage vs. collector current for p-n-p transistor Q4.




Fig.8 - Base-to-emitter voltage vs. ambient temperature for p-n-p transistor Q4.




Fig.9 - DC forward-current transfer ratio vs. collector current for p-n-p transistor Q4.




Fig.10 - DC forward-current transfer ratio vs. collector current for transistor pair Q3, Q4.




Fig.11 - Offset voltage vs. ambient temperature for Q1 (PUT).

TYPICAL CHARACTERISTICS (CONT'D)




Fig.12 — Anode-to-cathode on-state voltage vs. anode-to-cathode on-state current for Q1 (PUT).




Fig.13 — Peak output voltage vs. anode supply voltage for Q1 (PUT).




Fig.14 — Peak-point current vs. gate-source voltage and ambient temperature for Q1 (PUT).




Fig.15 — Valley-point current vs. gate-source voltage for Q1 (PUT).




Fig.16 — Valley-point current vs. gate-source voltage for Q1 (PUT).

TYPICAL CHARACTERISTICS (CONT'D)




Fig.17 — Valley-point current vs. ambient temperature for Q1 (PUT).




Fig.18 — Forward DC on-state current vs. on-state voltage for Q2 (SCR).




Fig.19 — Gate-trigger voltage vs. ambient temperature for Q2 (SCR).




Fig.20 — Typical DC holding current vs. gate-to-cathode resistance for Q2 (SCR).




Fig.21 — Zener voltage vs. zener current for Z1.



OPERATING CONSIDERATIONS FOR CA3097E

1. Composite p-n-p/n-p-n Transistors Q3, Q4 (See Fig. 3)

To use Q3 as an individual n-p-n transistor, join terminals no. 6 and no. 9 to disable p-n-p transistor Q4.

The appropriate terminal connections are then:

- Collector..... terminal 9
- Base ..... terminal 7
- Emitter..... terminal 8

To use Q4 as an individual p-n-p transistor, join terminals no. 7 and no. 8 to disable n-p-n transistor Q3.

The appropriate terminal connections are then:

- Collector..... terminal 7
- Base ..... terminal 6
- Emitter..... terminal 9

To use Q3 and Q4 as a composite use terminals 6, 7, 8, and 9 as required.

2. Programmable Unijunction Transistor Q1 (PUT)

The programmable unijunction transistor is essentially an anode-gate SCR. The volt-ampere characteristic of the device is shown in Fig. 22. When an equivalent Thevenin source ( $V_S$ ,  $R_G$ ), as shown in Fig. 22, is applied to the gate terminal the device will be "off" if the anode-voltage is negative with respect to the gate voltage. Under this condition, any current flow is exclusively leakage current. When the anode voltage be-

comes more positive than the gate voltage by an increment equal to the threshold voltage ( $V_T = 0.4$  V typ.), the device can turn "on" only if the current available at the anode terminal is **greater** than the specified peak-point current. The PUT will then switch through its negative-resistance region to the "on" state (low anode-to-gate voltage). It should be noted that  $I_P$  is not the maximum current allowed through the device, but is the current required at the peak of the V-I curve.  $I_P$  is typically a very low value of current.

After the PUT has switched to its low-impedance state, the device will remain "on" if the anode-current ( $I_A$ ) exceeds the valley-point current ( $I_V$ ). If  $I_A < I_V$ , the PUT will switch back to its high-impedance "off" state. Thus, the PUT can be made to "latch" or recover, depending on  $I_V$ . Since  $I_V$  is a function of the "on"-state gate current (which depends on  $R_G$  and  $V_S$ ) a choice of  $R_G$  and/or  $V_S$  will determine the operating mode, i.e., "off" state → "on" state or "off" state → "on" state → "off" state. The value of  $I_V$  increases directly as a function of  $V_G$  and inversely with  $R_G$ . The PUT in the CA3097E has a low  $I_P$ ..... $I_P = 15$  nA at  $V_S = 10$  V,  $R_G = 1$  M $\Omega$ . This low value of  $I_P$  indicates that an extremely large value of anode-supply resistor, e.g. 60 M $\Omega$  (typ.), can be used in timing circuits requiring long RC time constants. This becomes important when considering the size of the external




Fig. 22 — General anode characteristics for Q1 (PUT).




Fig. 23 — Output pulse characteristics for Q1 (PUT).

OPERATING CONSIDERATIONS (CONT'D)

timing capacitor to be used. Consequently, the use of the PUT in the CA3097E is advantageous since it has a lower  $I_p$  than most discrete PUT's.

Temperature Compensation of Switching Point

As described previously, the PUT will switch to its low-impedance state when its anode voltage is approximately a diode-drop above the gate voltage. Since the anode-to-gate threshold voltage vs. temperature characteristic is similar to that of a typical silicon-diode junction, a compensating series diode such as used in the circuit of Fig. 29 (Z1 connected as forward-biased diode) considerably reduces the effect of temperature on the switching point.

Bypassing Anode Current

If the PUT gate equivalent source is such that  $I_A > I_V$ , the PUT will remain "on". A method for turning the PUT off is by shunting current away from the anode until  $I_A < I_V$ . An example of this technique is the oscillator circuit of Fig. 29. Q3 transistor is turned "on" after the PUT fires and shunts current away from the anode, thereby forcing  $I_A < I_V$ . The PUT then turns "off" allowing  $C_T$  to recharge through  $R_T$ , to repeat the cycle.

Protecting The PUT Against Discharge Current Of The Capacitor

A current-limiting resistor in series with the PUT is normally required to dissipate capacitive discharge energy (see Figs. 23 and 29).

Silicon Controlled Rectifier, Q2 (SCR)

The SCR should be used with a 1 kΩ (or less) resistor connected between the cathode and gate terminals if the SCR is to be subjected to its maximum forward and reverse voltage ratings ( $V_{DXM}$  and  $V_{RXM}$ ). Selecting a value for  $R_{GK}$  of 1 kΩ (or lower) increases the capability of the device to withstand greater  $dv/dt$  and increases the noise immunity of the SCR against false triggering at the gate. Practical considerations such as available current drive from the triggering devices (e.g., a PUT) will determine the lowest value of  $R_{GK}$  at which the SCR will fire with a  $V_{GK} \approx 0.55$  V. With a value of 500Ω for  $R_{GK}$ , the trigger source must be capable of supplying 1.1 mA.  $R_{GK}$  should be non-inductive within the frequency band of the noise transients normally encountered in a particular application.




Fig. 24 - Principle voltage-current characteristics for Q2 (SCR).





Fig. 25 - Definition of critical rate of rise of off-state voltage for Q2 (SCR).




WITH SW1 CLOSED, INCREASE  $V_S$  UNTIL SCR FIRES (VTVM DROPS FROM 10V TO APPROXIMATELY 1V).  $I_{GS}$  (TRIGGER) IS MEASURED JUST PRIOR TO THIS TRIGGERING POINT. NOTE THAT  $I_{GS}$  MAY DECREASE AS  $V_S$  IS INCREASED DUE TO CURRENT DRAWN OUT OF THE GATE TERMINAL OF THE SCR AS IT TURNS ON. TO UNLATCH THE SCR OPEN SW1.

\*  $V_S$  SHOULD BE CAPABLE OF SUPPLYING MILLIVOLT INCREMENTS NEAR THE TRIGGER POINT

92CS-21926

Fig. 26 - Test circuit for determining  $I_{GS}$  in Q2 (SCR).


APPLICATIONS CIRCUITS



TIMING PERIOD  $\approx$  200 SEC. WITH 1 M $\Omega$  POT CENTERED  
 TIMING CYCLE BEGINS WHEN AC IS APPLIED  
 \* SPRAGUE TYPE 4308, 5  $\mu$ F AT 50 V  
 SPRAGUE TYPE 6308, 5  $\mu$ F AT 50 V  
 OR EQUIVALENT

92CS-21927


Fig. 27 — AC line-operated one-shot timer.



TYPICAL TEMPERATURE CHARACTERISTIC  
 @  $R_L = 330 \Omega$   $\frac{\Delta V_0 / V_0}{\Delta T} \times 100 = \pm 0.01\% / ^\circ C$   
 TYP. LOAD REGULATION @  $I_L = 0$  TO 40 mA,  $(\Delta V_0 / V_0) \times 100 = -3\%$  (NO LOAD TO FULL LOAD)  
 TYP. LINE REGULATION @  $R_L = 330 \Omega$ ,  $\frac{\Delta V_0 / V_0}{\Delta V_{UNREG.}} \times 100 = \pm 0.55\% / V$

92CS-21928

Fig. 28 — Temperature-compensated shunt regulator.




PULSE RATE ADJUSTED BY VARYING  $R_T$  OR  $C_T$   
 OUTPUT PULSE WIDTH ADJUSTED BY  $R_1$   $C_1$   
 DIFFERENTIATING TIME CONSTANT


TYPICAL OPERATION FOR:  
 $V^+ = 15$  V,  $C_T = 0.1 \mu F$ ,  $R_T = 4.3$  K $\Omega$   
 $C_1 = 82$  pF,  $R_1 = 60$  K $\Omega$

92CM-21929

Fig. 29 — Pulse generator.




APPLICATIONS CIRCUITS



TYPICAL LOAD REGULATION @  $V_O = 12\text{ V}, I_L = 0\text{ TO }40\text{ mA}$   
 $\frac{\Delta V_O}{V_O} \times 100 = \pm 0.4\%$  (NO LOAD TO FULL LOAD)  
 TYPICAL LINE REGULATION @  $V_O = 12\text{ V}$   
 $\frac{\Delta V_O / V_O}{\Delta V_{UNREG.}} \times 100 = \pm 0.45\% / \text{V}$

92CS-21930


Fig. 30 - Series voltage regulator.



TYPICAL LOAD REGULATION @  $V_O = 7\text{ V}, I_L = 0\text{ TO }40\text{ mA}$   
 $\frac{\Delta V_O}{V_O} \times 100 = -1.1\%$   
 TYPICAL LINE REGULATION @  $V_O = 7\text{ V}, I_L = 20\text{ mA}$   
 $\frac{\Delta V_O}{\Delta V_{UNREGULATED}} = \pm 0.85\% / \text{VOLT}$

92CS-21931

Fig. 31 - 5 to 7.5 V shunt regulator.




▲ OPTIONAL SPEED-UP CAPACITOR  
 \* REQUIRED IF  $V_I$  SWINGS BELOW GROUND

TYPICAL OPERATING CONDITIONS:  
 FREQUENCY IN = 0-10 KHz  
 SUPPLY VOLTAGE ( $V^+$ ) = 15V  
 $R_1, R_2, R_H = 5.1\text{ k}\Omega$   
 $R_3 = 6.2\text{ k}\Omega, R_5 = 300\Omega$   
 $C_1 = 820\text{ pF}$   
 $V_{THU} = 7.5\text{ V}, V_{THL} = 5\text{ V}$   
 HYSTERESIS VOLTAGE = 2.5V

$$\text{UPPER THRESHOLD VOLTAGE (V}_{THU}) \approx V^+ \frac{R_2}{R_1 + R_2}$$

$$\text{LOWER THRESHOLD VOLTAGE (V}_{THL}) \approx (V^+) \frac{(R_2 R_H)}{R_2 + R_H + R_1}$$



$$\text{HYSTERESIS VOLTAGE} = V_{THU} - V_{THL}$$



92CM-21932

Fig. 32 - Schmitt trigger.


APPLICATIONS CIRCUITS (CONT'D)



\* MONOSTABLE DELAY TIME SET BY ADJUSTMENT OF  $T_D$  (VARY  $R_D$ ) OR BY  $C_D I_D$  MUST BE GREATER THAN  $I_V$  OF Q1 (PUT) FOR MONOSTABLE OPERATION.  
 Q2 (SCR) SWITCHING TIMES:  
 GATE-CONTROLLED TURN-ON TIME ( $t_{GT}$ ) = 50 ns (TYP)  
 CIRCUIT-COMMUTATED TURN-OFF TIME ( $t_{CO}$ ) = 10 μs (TYP)

92CM-21933


Fig. 33 - Monostable multivibrator with variable delay.



$T_{OFF}$  = TIMING PERIOD (NO LOAD CURRENT)  
 PUT FIRES WHEN  $V_C \approx 8V$   
 $V_C = \frac{I_C (T_{OFF})}{C_T}$ ,  $I_C \approx I_T$  (Q3, Q5 MATCHED)  
 $I_T$  SET BY ADJUSTING  $R_T$ ,  $I_T \approx \frac{V^+ - 0.7}{R_T}$   
 $T_{ON}$  = CAPACITOR DISCHARGE TIME THROUGH LOAD. LOAD TURNS OFF WHEN SCR ANODE CURRENT FALLS BELOW HOLDING CURRENT ( $I_{HO}$ ). TYPICAL  $I_{HO} = 1.2mA$   
 EXAMPLE: FOR TIMING PERIOD OF 8.3 MIN.  
 $C_T = 1000 \mu F$ ,  $I_T = 16 \mu A$   
 $R_T = \frac{V^+ - 0.7}{I_T}$  (FOR  $V^+ = 16V$ ,  $R_T \approx 1M\Omega$ )

92CS-21934

Fig.34 - Low-current-drain battery-operated long interval astable timer.




NOTE: SHORT TERMINAL 15 TO 14 WHEN USING Q5 AS A DIODE  
 92CS-22178

Fig.35 - Phase control circuit.

DIMENSIONAL OUTLINE

16-LEAD DUAL-IN-LINE PLASTIC PACKAGE  
JEDEC MO-001-AC



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP	2		2.54 TP	
e <sub>A</sub>	0.300 TP	2, 3		7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N		16	5		16
N <sub>1</sub>		0	6		0
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1

NOTES:


1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



# Linear Integrated Circuits

Monolithic Silicon

## CA3600E



## COS/MOS Transistor Array

For Linear Circuit Applications

### Applications:

- High input impedance, general-purpose amplifiers
- Pre-amplifiers
- Differential amplifiers
- Op-amps and comparators
- Constant-current sources and current mirrors
- Micropower amplifiers and oscillators
- Control of lamps, LED's, relays, and thyristors
- Timers
- Choppers
- Mixers

RCA-CA3600E is an array of Complementary-Symmetry MOS Field-Effect Transistors\* on a monolithic silicon substrate. It is comprised of three n-channel and three p-channel enhancement-type MOS transistors arrayed as shown in Fig. 1, and specified and tested for linear circuit operation. These transistors are uniquely suitable for service in complementary-symmetry circuits at supply voltages in the range of 3 to 15 volts and are useful at frequencies up to 5 MHz (untuned). Each transistor in the CA3600E can conduct currents up to 10 mA. This device is supplied in the 14-lead dual-in-line plastic package.

Formerly RCA Dev. No. TA6368.

\* The theory and construction of COS/MOS transistors are described in the "RCA COS/MOS Integrated Circuits Manual," RCA Solid State Division Technical Series Publication No. CMS-271.

### Features:

- High input resistance . . . . . 100 GΩ (typ.)
- Low gate-terminal current . . . . . 10 pA (typ.)
- Matched p-channel pair:  
Gate-voltage differential ( $I_D = -100 \mu A$ )  $\pm 20$  mV (max.)
- No "Popcorn" (burst) noise
- Stable transfer characteristics over an operating temperature range of  $-55^\circ C$  to  $+125^\circ C$  when operated in complementary circuit configuration at supply voltages in the 5 to 15 volt range (see Fig. 14)
- Integrated integral gate-protection system (see Fig. 34)
- High voltage gain (see Fig. 11). . . up to 53 dB (typ.) per COS/MOS stage
- Individual MOS transistors have square-law characteristics, superior cross-modulation performance, and greater dynamic range than bipolar transistors




Fig. 1 — Schematic diagram for CA3600E COS/MOS transistor array. (See Fig. 34 for internal gate-and-channel-protection circuits)

1. Drain terminal, p-channel of pair no. 2
2. Source terminal, p-channel of pair no. 2
3. Common gate terminal of pair no. 2
4. Source terminal, n-channel of pair no. 2
5. Drain terminal, n-channel of pair no. 2
6. Common gate terminal of pair no. 1
7. Source terminal, n-channel of pair no. 1 and substrate connection for all n-channel transistors . . .  $V_{SS}$  terminal
8. Drain terminal, n-channel of pair no. 1
9. Source terminal, n-channel of pair no. 3
10. Common gate terminal of pair no. 3
11. Source terminal, p-channel of pair no. 3
12. Common drain terminal of pair no. 3
13. Drain terminal, p-channel of pair no. 1
14. Source terminal, p-channel of pair no. 1 and substrate connection for all p-channel transistors . . .  $V_{DD}$  terminal

Terminal Identification for Fig. 1.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$** **DISSIPATION:**

Any one transistor at $T_A$ up to $55^\circ\text{C}$ . . . . .	150 mW
Total package at $T_A$ up to $55^\circ\text{C}$ . . . . .	750 mW
Above $T_A = 55^\circ\text{C}$ . . . . .	derate linearly 6.67 mW/ $^\circ\text{C}$

**AMBIENT TEMPERATURE RANGE:**

Operating . . . . .	$-55$ to $+125^\circ\text{C}$
Storage . . . . .	$-65$ to $+150^\circ\text{C}$

**LEAD TEMPERATURE (During Soldering)**

At distance not less than $1/16'' \pm 1/32''$ ( $1.59 \pm 0.79$ mm) from case for 10 s max. . . . .	$265^\circ\text{C}$
--	---------------------

**The Following Ratings Apply for Each Transistor in the Device:****DRAIN-TO-SOURCE VOLTAGE,  $V_{DS}$ :**

n-channel . . . . .	+15 V
p-channel . . . . .	-15 V

**DRAIN-TO-GATE VOLTAGE,  $V_{DG}$ :**

n-channel . . . . .	+15 V
p-channel . . . . .	-15 V

**SOURCE-TO-SUBSTRATE VOLTAGE,  $V_{SB}$ :**

n-channel . . . . .	+15 V
p-channel . . . . .	-15 V

**GATE-TO-SOURCE VOLTAGE,  $V_{GS}$ :**

p-channel transistors ( $p_1, p_2, p_3$ ). . . . .	0 V(min.), $-V_D$ (max.)
n-channel transistors ( $n_1, n_2, n_3$ ). . . . .	0 V(min.), $+V_D$ (max.)
COS/MOS transistor-pairs ( $p_1-n_1, p_2-n_2, p_3-n_3$ ). . . . .	0 V(min.), $+V_{DD}$ (max.)

DRAIN CURRENT, $ I_D $ . . . . .	10 mA
----------------------------------	-------

GATE CURRENT, $ I_G $ . . . . .	100 $\mu\text{A}$
---------------------------------	-------------------

**The Following Rating Applies for Each COS/MOS Transistor-Pair in the Device:**

DC SUPPLY VOLTAGE ( $V_{DD} - V_{SS}$ ) . . . . .	+15 V
---	-------

**Rules for Maintaining Electrical Isolation Between Transistors and Monolithic Substrate**

Terminal No. 14 must be maintained at the most positive potential (or equally positive potential) with respect to any other terminal in the CA3600E.

Terminal No. 7 must be maintained at the most negative potential (or equally negative potential) with respect to any other terminal in the CA3600E.

Violation of these rules will result in improper transistor operation, circuit "latching," and/or possible permanent damage to the CA3600E.

Note: Users should observe the "Considerations in Handling CA3600E Devices", discussed on pages 11 and 12.



ELECTRICAL CHARACTERISTICS, At  $T_A = 25^{\circ}C$ 

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	TYPICAL CURVE OR CIRCUIT FIG. NO.	LIMITS			UNIT
				Min.	Typ.	Max.	
<b>For Each p-Channel MOS Transistor</b>							
Drain Current	$I_D$	$V_{DS} = -10\text{ V}, V_{GS} = -3.6\text{ V}$	2,3,4	-0.5	-1.1	-2.0	mA
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	$I_D = -10\text{ }\mu\text{A}$	-	-	-1.75	-	V
Gate-to-Source Voltage Differential ( $p_1$ vs. $p_2$ )	$ V_{GS1} - V_{GS2} $	$I_D = -100\text{ }\mu\text{A}, V_{DS} = -10\text{ V}$	5	-	$\pm 4$	$\pm 20$	mV
Forward Transconductance	$g_{fs}$	$I_D = -1\text{ mA}, f = 1\text{ kHz}$	6	-	920	-	$\mu\text{mho}$
Low-Frequency Noise Voltage	$e_N$	$I_D = -1\text{ mA}, f = 1\text{ kHz}, R_s = 0\text{ }\Omega$	7	-	0.03	-	$\mu\text{V}/\sqrt{\text{Hz}}$
Low-Frequency Noise Current	$i_N$	$I_D = -1\text{ mA}, f = 1\text{ kHz}, R_s = 1\text{ M}\Omega$	7	-	0.2	-	$\text{pA}/\sqrt{\text{Hz}}$
Current-Mirror Transfer Ratio ( $p_1/p_2$ )	$I_{MTR}$	$I_1 = -100\text{ }\mu\text{A}, V_{DS} = -10\text{ V}$	30	0.7	1.1	1.5	-
Gate-Terminal Current	$I_{GT}$	$V_{DS} = -10\text{ V}, V_{GS} = -3.5\text{ V}$	-	-	$\pm 0.015$	-40	nA
Input Capacitance	$C_I$	-	-	-	6.3	-	pF
Output Capacitance	$C_O$	-	-	-	3	-	pF
Input-to-Output Capacitance	$C_{I-O}$	-	-	-	0.75	-	pF
<b>For Each n-Channel MOS Transistor</b>							
Drain Current	$I_D$	$V_{DS} = +10\text{ V}, V_{GS} = +3.6\text{ V}$	2,3,4	0.4	0.9	1.6	mA
Gate-to-Source Threshold Voltage	$V_{GS(th)}$	$I_D = 10\text{ }\mu\text{A}$	-	-	1.5	-	V
Gate-to-Source Voltage Differential ( $n_1$ vs $n_2$ )	$ V_{GS1} - V_{GS2} $	$I_D = 100\text{ }\mu\text{A}, V_{DS} = +10\text{ V}$	5	-	$\pm 30$	-	mV
Forward Transconductance	$g_{fs}$	$I_D = 1\text{ mA}, f = 1\text{ kHz}$	6	-	860	-	$\mu\text{mho}$
Low-Frequency Noise Voltage	$e_N$	$I_D = 1\text{ mA}, f = 1\text{ kHz}, R_s = 0\text{ }\Omega$	7	-	0.2	-	$\mu\text{V}/\sqrt{\text{Hz}}$
Low-Frequency Noise Current	$i_N$	$I_D = 1\text{ mA}, f = 1\text{ kHz}, R_s = 1\text{ M}\Omega$	7	-	0.3	-	$\text{pA}/\sqrt{\text{Hz}}$
Current-Mirror Transfer Ratio ( $n_1/n_2$ )	$I_{MTR}$	$I_1 = 100\text{ }\mu\text{A}, V_{DS} = +10\text{ V}$	29	0.7	1.3	2.0	-
Gate-Terminal Current	$I_{GT}$	$V_{DS} = +10\text{ V}, V_{GS} = +3.7\text{ V}$	-	-	$\pm 0.01$	+40	nA
Input Capacitance	$C_I$	-	-	-	5.5	-	pF
Output Capacitance	$C_O$	-	-	-	2.0	-	pF
Input-to-Output Capacitance	$C_{I-O}$	-	-	-	0.35	-	pF
<b>For Each COS/MOS Transistor Pair</b>							
Drain Current	$I_{DD}$	$V_{DD} = +10\text{ V}$	9,10	1.0	2.2	4.0	mA
Drain-to-Source Cutoff Current	$I_{DD(off)}$	$V_{DD} = +10\text{ V}, V_{SS} = 0\text{ V}$ Gate Voltage ( $V_G$ ) = +10 V or 0 V	8	-	0.5	100	nA
DC Output Voltage	$V_O$	$V_{DD} = +10\text{ V}$	10	4.2	5.0	5.8	V
Forward Transconductance	$g_{fs}$	$V_{DD} = +10\text{ V}, f = 1\text{ kHz}$	6	-	2300	-	$\mu\text{mho}$
Slew Rate (Open-Loop)	SR	$V_{DD} = +15\text{ V}$	10	-	95	-	V/ $\mu\text{s}$
Amplifier Voltage Gain	$A_{OL}$	$V_{DD} = +10\text{ V}, f = 1\text{ kHz}, R_b = 22\text{ M}\Omega$ $R_s = 50\text{ }\Omega$	10,11	-	32	-	dB
Gate-Terminal Current	$I_{GT}$	$V_{DD} = +10\text{ V}$	10	-	$\pm 0.005$	$\pm 20$	nA
Broadband Output Noise Voltage	$E_{ON}$	$V_{DD} = +10\text{ V}, R_b = 22\text{ M}\Omega, R_s = 10\text{ k}\Omega$	10,11	-	500	-	$\mu\text{V}$
Input Capacitance	$C_I$	-	-	-	11.8	-	pF
Output Capacitance	$C_O$	-	-	-	5.0	-	pF
Input-to-Output Capacitance	$C_{I-O}$	-	-	-	1.1	-	pF

TYPICAL CHARACTERISTICS CURVES




Fig. 2—Drain current vs. gate-to-source voltage.




Fig. 3—Drain current vs. drain-to-source voltage.




Fig. 4—Drain current vs. ambient temperature.




Fig. 5—Gate-to-source voltage differential vs. drain current.




Fig. 6—Forward transconductance vs. drain current.




Fig. 7—Noise voltage and noise current vs. operating frequency.




Fig. 8— Drain-to-source cutoff current vs. ambient temperature.




Fig. 9— Typical  $V_{DD}$  vs.  $I_{DD}$  characteristics for amplifier circuits of Fig. 10 and Fig. 15.

APPLICATIONS

The Basic COS/MOS Linear Amplifier

P-n-p and n-p-n bipolar transistors have been used for many years in the design of so-called "true-complementary" linear amplifier circuits<sup>1</sup>. Since mutually compatible p-channel and n-channel MOS/FET devices were not generally available, "true-complementary" amplifier circuits using MOS transistors were seldom used. Now, COS/MOS transistor technology<sup>5</sup> has made it possible to supply compatible p-channel/n-channel transistors in monolithic IC form such as the CA3600E COS/MOS transistor array shown in Fig. 1.




Fig. 10— COS/MOS transistor-pair biased for linear-mode operation.

A "True-Complementary" Linear Amplifier Using COS/MOS Transistors

Fig. 10 shows the schematic diagram of a single-stage "true-complementary" linear amplifier using one pair of the complementary MOS transistors in the CA3600E, connected in a common-source circuit. Resistor  $R_b$  is used to bias the complementary pair for Class A operation, as described subsequently, and  $R_s$  represents the source resistance of the




Fig. 11— Typical voltage gain vs. frequency characteristics for amplifier circuit of Fig. 10.

signal source. This generic amplifier is suitable for operation with a single or split voltage supply in the range of 3 to 15 volts. Fig. 11 shows voltage gain as a function of operating frequency at various supply voltages for the single-stage amplifier. This amplifier is capable of producing very high output-swing voltages ( $V_{OUT}$ ); for example, its output voltages can be swung to within several millivolts of either supply-voltage "rail". Fig. 9 shows typical supply voltage ( $V_{DD}$ ) vs. supply current ( $I_{DD}$ ) characteristics for the single-stage amplifier. The curves in Fig. 12 show the normalized amplifier supply current as a function of ambient temperature at various supply voltages. When the amplifier is operating at  $V_{DD} = 3$  V, the supply current changes rapidly as a function of temperature because the MOS transistors are operating in the proximity of their individual gate-source threshold voltages.




Fig. 12— Normalized amplifier supply current vs. ambient temperature characteristics for amplifier circuit of Fig. 10.

**Voltage-Transfer Characteristics**

Fig. 13 illustrates a voltage-transfer characteristic curve of a COS/MOS transistor pair connected in the amplifier circuit of Fig. 10, with a biasing resistor ( $R_b$ ) connected between the drain and gate terminals (10,12). If the p- and n-channel transistors have identical characteristics, their channel resistances are equal, and the biasing method shown establishes a steady-




Fig. 13 — Representation of voltage-transfer characteristics for COS/MOS transistor pair.

state condition such that terminal 12 is at mid-potential between  $V_{DD}$  and ground. Thus, with negligibly small gate-source leakage resistances, under zero-signal conditions, the biasing resistor ( $R_b$ ) establishes gate potential at the mid-point between  $V_{DD}$  and ground, i.e.,  $V_{in} = V_{out}$ . Under these conditions the amplifier is biased for operation about the mid-point ("0") in the linear segment on the steep transition of the voltage-transfer characteristic as shown in Fig. 13. When the input signal ( $V_{in}$ ) swings in the positive direction, there is a reduction in the instantaneous output voltage ( $V_{out}$ ) with respect to ground. Negative-going input signals have inverse effects. Thus, phase-inversion occurs in the COS/MOS-pair amplifier. Power-supply current is constant during dynamic

linear operation, i.e., Class A amplifier service. When the signal input-voltage level ( $V_{in}$ ) becomes very large, the output signal ( $V_{out}$ ) waveforms become distorted because the transistors are driven into the non-linear portions of their voltage-transfer characteristics. If the positive-going input-signal is sufficiently large, for example, the p-channel transistor can be driven to cutoff and the amplifier supply current ( $I_{DD}$ ) is reduced to essentially zero.

Fig. 14 shows typical voltage-transfer characteristics of each COS/MOS pair in the CA3600E at several values of  $V_{DD}$ . The shape of these transfer characteristics is comparatively constant despite temperature changes from  $-55$  to  $+125^{\circ}C$ .

The biasing arrangement used in the circuit of Fig. 10 provides an easy method of establishing feedback for ac signals in accordance with the  $R_b/R_s$  ratio. When the feedback of ac signals is not desirable, the circuit of Fig. 15 may be used. The ac bypass capacitor ( $C_3$ ) minimizes ac signal feedback.




Fig. 14— Voltage transfer characteristics for COS/MOS transistor-pair amplifier in Fig. 10.




Fig. 15— Alternate method of biasing COS/MOS transistor-pair for linear-mode operation.

**Cascading Amplifier Stages of COS/MOS Transistor Pairs**

Ultra-high-gain amplifiers can be designed by cascading stages of COS/MOS transistor pairs as shown in Fig. 16. The biasing system used is similar to that described above in connection with Fig. 10. The supply current for the three-stage amplifier shown in Fig. 16 is typically three times the values shown in Fig. 9. Gain and frequency-response characteristics of the amplifier are shown in Fig. 17.




Fig. 16— High-gain amplifier uses cascaded COS/MOS transistor-pair in CA3600E.




Fig. 17— Typical voltage gain vs. operating frequency characteristics for three-stage COS/MOS transistor-pair amplifier in Fig. 16.

**Post-Amplifiers For Op-Amps**

COS/MOS transistor-pairs can be advantageously applied as post-amplifiers for op-amps. Because the input impedance of the COS/MOS pair is comparatively high, the op-amp operates under essentially unloaded conditions. Each COS/MOS pair can sink and source output current up to about 10 mA. Additionally, the op-amp output can be directly coupled to bias the COS/MOS pair. A detailed description of the subject has been published previously.<sup>2</sup>

The schematic diagram in Fig. 18 shows a COS/MOS transistor-pair serving as a post-amplifier to an RCA-CA3080 Operational Transconductance Amplifier.<sup>3</sup> The approximate 30-dB gain in

a single COS/MOS transistor-pair is an added increment to the 100-dB gain in the CA3080, yielding a total forward gain of about 130 dB. The open-loop slew rate of the circuit in Fig. 19 is approximately 65 V/µs. When compensated for the unity-gain voltage-follower mode shown in Fig. 19, the slew rate is about 1 V/µs. For greater current output, the two remaining transistor pairs of the CA3600E may be connected in parallel with the single stages shown in Figs. 18 and 19.

The use of the two-stage COS/MOS post-amplifier shown in Fig. 20 increases the total open-loop gain of the system to about 160 dB (100,000,000X). Open-loop slew rate remains at about 65 V/µs. A slew rate of about 1 V/µs is maintained with this circuit connected in the unity-gain voltage-follower mode, as shown in Fig. 21. These circuits operate in concert with stability.




Fig. 18— COS/MOS transistor-pair used as post-amplifier to op-amp in open-loop circuit.




Fig. 19— COS/MOS transistor-pair used as post-amplifier to op-amp in unity-gain circuit.




Fig. 20— COS/MOS transistor-pairs used as two-stage post-amplifier to op-amp in open-loop circuit.






Fig. 21— Unity-gain amplifier uses COS/MOS transistor-pairs as two-stage post-amplifier to op-amp.

**Multivibrators, Threshold Detectors, and Comparators**


Descriptions of several circuits using COS/MOS transistor-pairs in both monostable and astable multivibrators have been published.<sup>4,5</sup> The characteristics of COS/MOS pairs are also ideal for mating with micropower op-amps in circuits such as the precision multistable circuits shown in Fig. 22. In these circuits precise timing and thresholds are assured by the stable characteristics of the input differential amplifier in the CA3080 Operational Transconductance Amplifier.<sup>2,3</sup> Moreover, speed vs. power consumption tradeoffs can be made by adjustment of the Amplifier-Bias-Current ( $I_{ABC}$ ) supplied to terminal 5 of the CA3080. The quiescent power consumption of the circuits shown in Fig. 22 is typically 6 mW, but can be made to operate in the micropower region by suitable modifications.



a) ASTABLE MULTIVIBRATOR




b) MONOSTABLE MULTIVIBRATOR



c) ± THRESHOLD DETECTOR

Fig. 22— Multistable circuits using COS/MOS transistor-pairs.

The schematic diagram of a programmable micropower comparator, shown in Fig. 23 employs the combination of an op-amp (CA3080A) and COS/MOS transistor-pairs in the CA3600E. Quiescent power consumption of the circuit is about 10 μW (typ.). When the comparator "ON" transistor P1 is driven into conduction and the OTA becomes active. Under these conditions, the circuit consumes 420 μW and responds to a differential-input signal in about 8 μs. By suitably biasing the CA3080A, the circuit response time can be decreased to about 150 ns but the power consumption is increased to 21 mW. The differential amplifier input common-mode range for this circuit is -1 V to +10.5 V. Voltage gain of this micropower comparator is typically 130 dB.




92CS-21535

Fig. 23— Programmable micropower comparator.

**Operational Amplifiers**

COS/MOS transistor-pairs can be used in conjunction with a bipolar transistor-array IC to build an op-amp as shown in Fig. 24. It is particularly suited for single-supply operation (e.g., mobile and aircraft service). The op-amp is unique in that it is responsive to small-signal ground-referenced inputs and the output stage can easily be driven within 1 mV of ground potential. Its open-loop gain characteristics are shown in Fig. 25; the open-loop slew rate is approximately 30 V/μs.




92CS-21502

Fig. 25— Open-loop gain characteristic for op-amp in Fig. 24.

This circuit is ideal for use as a unity-gain voltage-follower and has been described for operation in connection with a 9-Bit Single-Supply Digital-to-Analog Converter (DAC) using COS/MOS transistors in the resistor-network switches.<sup>6</sup>

The op-amp in Fig. 24 has three stages; its first stage is a differential input circuit using two p-channel transistors (P<sub>4</sub>,P<sub>5</sub>) in a CA3600E. The second stage is an n-p-n



2 - CA3600E PACKAGES  
 1 - CA3046 PACKAGE  
 $R_L = 2 \text{ K}$  — OL - GAIN: 75 dB  
 — OL - BW: 60 kHz  
 ALL RESISTANCES IN OHMS  
 METAL-OXIDE FILM.

92CM-21507

Fig. 24— Operational amplifier using COS/MOS transistor-pairs.

transistor ( $Q_5$ ) and the output stage is a COS/MOS transistor-pair ( $P_3, N_3$ ) operating in the manner described above. A constant current of about  $400 \mu\text{A}$  is established in the differential input stage by the zener network in the upper-left portion of Fig. 24. The zener network energizes a current mirror comprised of two p-channel transistors ( $P_1, P_2$ ) to establish constant-current flow in the differential amplifier stage ( $P_4, P_5$ ). The drain load for the differential amplifier consists of resistors  $R_1$ – $R_4$  and a current mirror ( $Q_3, Q_4$ ) to optimize conditions for balanced operation of the differential amplifier. The operating theory of current-mirror circuits has been described in reference 2. Amplifier voltage-offset is nulled with the 10-kilohm balance potentiometer. The second-stage current is established by  $R_5$ , and is selected to approximate the first-stage current level ( $400 \mu\text{A}$ ), to assure similar positive and negative slew rates. The amplifier is shown driving a 2-kilohm load, a typical value used with monolithic op-amps. Voltage gain varies inversely with the choice of load resistance.

The amplifier can be compensated with a single capacitor ( $C_1$ ), connected as shown by the dotted lines. However, optimum compensation for the unity-gain non-inverting mode is provided by two capacitors: Miller Effect feedback through a 39-pF capacitor  $C_1$  (connected as shown), and a 300-pF capacitor connected between terminals 7 and 13 of the CA3046 transistor array to shunt one-half the driving current. Fig. 25 shows the open-loop gain characteristics with compensation for unity-gain operation. When the amplifier is operated as a voltage-follower, it is recommended that a 1-kilohm resistor, shunted with a 150-pF capacitor, be connected between the amplifier output terminal and terminal 6 of  $P_5$  to avoid a potential latch situation involving the integral gate-protection network. The circuit can also be latched if either input terminal is driven more than about 0.7 volt below ground potential. This latch situation can be avoided by connecting a 1N914 diode from each input terminal to ground, with the diode anode grounded.

### Analog Timer

The CA3600E is useful in the design of analog timer circuits. A typical circuit is shown in Fig. 26. For purposes of explanation, let it be assumed that capacitor  $C_1$  initially is in a completely discharged condition; terminal 10, therefore, is initially at ground potential and transistor  $N_3$  is non-conductive. The circuitry at the left of terminal 10 provides a source of constant-current flow through  $P_1$  to charge capacitor  $C_1$  increasingly positive with respect to ground. After the passage of time ( $T$ ), capacitor  $C_1$  is charged sufficiently in the positive direction so that transistor  $N_3$  is driven into conduction by its gate and the lamp is lighted to signify the end of the time-delay period. The circuit is reset by momentarily closing switch  $S_1$  to discharge capacitor  $C_1$  through  $R_4$ . Resistor-divider network  $R_1, R_2$  establishes the supply voltage to a constant-current network comprised of resistor  $R_3$  and the series-connected COS/MOS pair  $N_2, P_2$ , biased for linear operation by resistor  $R_5$  as previously described. This combination is connected to the gate terminal (No. 6) of

transistor  $P_1$  to form a current mirror, i.e., the current flowing through  $P_1$  to charge  $C_1$  will be essentially equal to the constant-current flow established through  $R_3, N_2$ , and  $P_2$ . A description of current-mirror operation with MOS transistors is given subsequently.




Fig. 26—Analog timer using CA3600E.

### Oscillator Circuits

Oscillator circuits using COS/MOS transistor-pairs have been widely used for several years in clock and watch circuits because of their low power consumption and good frequency stability. Details of their operating theory and characteristics have been published.<sup>5,7</sup>

The design of COS/MOS oscillator circuits, like the design of any oscillator circuit, involves the provision of an amplifying section to operate compatibly with an appropriate feedback network. A single stage amplifier using a COS/MOS transistor-pair has already been described. A suitable feedback network to insure stable oscillator performance is easily added, as illustrated in connection with the crystal oscillator circuit shown in Fig. 27. The familiar pi-network has been connected between the input and output terminals, points "D" and "G", to provide the required  $180^\circ$  phase shift for stable oscillator performance. The frequency-determining crystal is an integral part of the pi-network feedback circuit. The resistors  $R_1$  and  $R_2$  decrease the total power consumption of the oscillator at a particular supply voltage and enhance the frequency stability. Variable frequency oscillators can be built by replacing the crystal with an appropriate inductance and tuning the pi-network by conventional means.

### Current Mirrors Using MOS Transistors

Monolithic linear IC's using bipolar transistors frequently employ so-called "current-mirror" circuits. The theory and practical applications of current mirrors using bipolar transistors have been described in the literature.<sup>2</sup> As shown in






Fig. 27— Typical crystal-oscillator circuit using COS/MOS transistor-pair (1/3 CA3600E).

Fig. 28, a rudimentary form of "current-mirror" consists of a transistor  $Q_1$  with a second transistor  $Q_2$  connected as a diode. When both transistors have identical characteristics, a current  $I_1$  forced to flow through  $Q_2$  produces a current ( $I_2$ ) of equal magnitude to flow in the collector of  $Q_1$  (provided there is sufficient collector potential for  $Q_1$ ). In a common form of application, a source of potential is used to force




Fig. 28— Current mirror using n-p-n bipolar transistors.

constant-current flow  $I_1$ , and thus to establish the flow of constant current  $I_2$  through  $Q_1$ . Arrangements of this generic current-mirror type are frequently used when  $Q_1$  acts as the common-emitter impedance in a differential-amplifier circuit.

MOS transistors are also applicable as current mirrors, as shown in Fig. 29. The diode-connected MOS transistor  $N_2$  functions as a transistor with 100 per-cent feedback. Therefore, the gate-to-source voltage ( $V_{GS}$ ) in  $N_2$  retains control of the drain current as in normal transistor action, i.e.,  $I_D \cong g_{fs} V_{GS}$ , where  $g_{fs}$  is the forward transconductance of the device. If a current  $I_1$  is forced into the diode-connected transistor ( $N_2$ ), the gate-to-source voltage will rise until equilibrium is reached. Thus, a gate-to-source voltage is established in  $N_2$  such that  $N_2$  "sinks" the applied current  $I_1$ .




Fig. 29— Current mirror using n-channel MOS transistors.

If the gate and source terminals of another transistor ( $N_1$ ) are connected in shunt with the gate and source terminals of  $N_2$ , as shown in Fig. 29,  $N_1$  is also able to "sink" a mirror current approximately equal to that flowing in the drain lead of the diode-connected transistor  $N_2$ . It is assumed that both MOS transistors have identical characteristics, a prerequisite that is essentially established by the monolithic IC fabrication technology used in manufacturing the CA3600E COS/MOS transistor array.




Fig. 30— Current mirror using p-channel MOS transistors in CA3600E.

Current mirrors can also be designed with p-channel MOS transistors as illustrated by the arrangement in Fig. 30 using transistors in the CA3600E. The characteristics of a current mirror using the p-channel transistors in the CA3600E are superior to those which can be achieved with a current mirror using the n-channel transistors because the characteristics of the p-channel transistors are more nearly matched. The data




Fig. 31— Characteristics of current mirror circuit of Fig. 30 using p-channel transistors.

contained in Fig. 31 show the high degree of tracking between  $I_1$  and  $I_2$  for several values of drain voltage  $V_D$ . Fig. 32 also illustrates the fact that this high degree of tracking between  $I_1$  and  $I_2$  can be maintained to within about one per-cent despite wide variations in ambient temperature.




Fig. 32—Normalized drain current ratio vs. ambient temperature for typical current mirror using p-channel transistors (Fig. 30).

The op-amp circuit in Fig. 24 contains an illustrative example of a current-mirror circuit using two p-channel transistors in the CA3600E. Transistor  $P_2$  serves as a constant-current source ( $\approx 400 \mu A$ ) for the differential amplifier, consisting of transistors  $P_4$  and  $P_5$  and their drain-load network. Transistor  $P_2$  is in a "mirrored" connection with transistor  $P_1$ . A stabilized source of supply potential is developed across the zener diode (terminals 11 and 12 of the CA3083) and drives about  $400 \mu A$  of current through  $R_6$  and  $P_1$ .

**Complementary Current Mirrors Using COS/MOS Transistor-Pairs**

COS/MOS transistor-pairs can be applied advantageously in the design of Complementary Current-Mirrors, as shown in Fig. 33. Transistors  $P_1$  and  $N_1$  are series-connected and biased for linear operation as previously described, so that there is a current flow  $I_{D1}$  through  $P_1$  and  $N_1$ . The potential developed between terminals 13 and 14 is applied as gate-source (2,3) voltage for  $P_2$ , forcing "mirror" operation of  $P_2$  to produce a current source  $I_{D2-p}$  equal to  $I_{D1}$ . Likewise, the potential developed between terminals 7 and 8 is applied as gate-source (3,4) voltage for  $N_2$  forcing "mirror" operation of  $N_2$  to produce a current-sink  $I_{D2-n}$  equal to  $I_{D1}$ .

A variant of this complementary current mirror is used in the analog timer circuit shown in Fig. 26. Transistors  $P_2$  and  $N_2$  are series-connected together with a 60-megohm resistor to establish their drain current at 5 nA. The potential developed across terminals 1 and 2 also appears as the gate-source voltage for transistor  $P_1$ , thereby establishing a mirror-current source of 5 nA at terminal 13 to charge capacitor  $C_1$  linearly. In this circuit, the "mirrored" current-sink available at terminal 8 (transistor  $N_1$ ) is unused. This type of current-mirror configuration is exceptionally stable with temperature variations.




Fig. 33—Complementary current mirrors using COS/MOS transistor-pairs in CA3600E.




Fig. 34—Integral protection circuits used in CA3600E.

**Considerations in Handling CA3600E Devices**

Failure of the gate-channel oxide was a persistent problem in early MOS devices. The breakdown of the oxide is generally in the order of 100 volts, and the dc resistance is in the order of  $10^{12}$  ohms. Because of this extremely high resistance, even a very-low-energy source (such as static charge) is capable of developing sufficient voltage to cause damage. Furthermore, the oxide can be punctured and damaged by a single voltage excursion beyond the breakdown limit.

Fig. 34 shows a protection circuit<sup>5,8</sup> which is incorporated at each gate-lead of the CA3600E. A typical value of 1 to 3 kilohms is used for the input resistor R, which functions in combination with the capacitance of the gate and the associated protective diode to integrate and clamp input voltages to a safe level. This circuit also shows the "substrate diodes" ( $D_3, D_4,$  and  $D_5$ ) which provide protection to the MOS channels at the output terminals.

Although the gate-protection system is very effective in guarding against damage due to static charges, it is prudent to observe the following precautions:<sup>5,9</sup>

1. The leads of devices should be in contact with a conductive material, except when being tested or in actual operation. A conductive material such as "ECCOSORB LD26" or equivalent is suggested for use during storage and/or handling. Devices should not be

inserted in non-conductive containers such as conventional plastic "snow" or trays.

\* Trade Mark: Emerson and Cumming, Inc.

2. Soldering-iron tips, metal parts of fixtures and tools, and handling facilities should be grounded.
3. Devices should not be inserted into or removed from circuits with the power on because transient voltages may cause permanent damage.
4. Signals from low-impedance sources should not be applied to the gate terminals while the power supply is off. As a corollary, it follows that the power supply should not be turned off while a signal from a low-impedance source is being applied to any gate terminal. When the  $V_{DD}$  supply is off, the positive "back-bias" voltage is removed from the cathode of diode  $D_2$  (see Fig. 34). Consequently, an input signal with positive-going polarity can drive  $D_2$  into conduction. Under these conditions a low-impedance signal source can provide sufficient current to permanently damage  $D_2$  and/or melt aluminum interconnection paths. Therefore, if, in any system design using the CA3600E, any gate input excursion is expected to exceed  $+V_{DD}$  or fall below  $-V_{SS}$ , the current through the input diodes should be limited to 100  $\mu A$ .
5. All unused gate-input terminals should be connected to  $V_{SS}$  (ground). When source terminals (e.g., Nos. 2 and 11) of p-channel transistors are unused in circuitry, they should be connected to terminal No. 14. Likewise, when source terminals (e.g., Nos. 4 and 9) of n-channel transistors are unused, they should be connected to terminal No. 7.


6. After CA3600E units have been mounted on circuit boards, proper handling precautions should still be observed. Until these subassemblies are inserted into a complete system, the board is no more than an extension of the device leads mounted on the board. It is a good practice to place conductive tape or jumpers on circuit-board terminals to "ground" gate terminals.
7. In some applications of the CA3600E separate positive and negative power supplies may be employed (e.g., see Fig.22). In such applications provisions must be made so that the positive supply voltage is applied prior to the application of negative supply voltage and vice versa on shutdown. This precaution is necessary to avoid possible damage due to "latching" involving the substrate and protective diode circuits.

**REFERENCES**

1. "RCA Solid State Power Circuits Designer's Handbook," RCA Solid State Division Technical Series SP-52.
2. "Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers," RCA Solid State Division Application Note ICAN-6688.
3. Technical Bulletin for RCA Types CA3080 and CA3080A, File No. 475 RCA Solid State Division.
4. "Astable and Monostable Oscillators Using RCA COS/MOS Digital Integrated Circuits," RCA Solid State Division Application Note ICAN-6267.
5. "COS/MOS Integrated Circuits Manual," RCA Solid State Division Technical Series CMS-271.
6. "Digital-to-Analog Conversion Using the RCA-CD4007A COS/MOS IC," RCA Solid State Division Application Note ICAN-6080.
7. "Timekeeping Advances Through COS/MOS Technology," RCA Solid State Division Application Note ICAN-6086.
8. "Gate-Oxide Protection Circuit in RCA COS/MOS Digital Integrated Circuits," RCA Solid State Division Application Note ICAN-6218.
9. "Handling Considerations for MOS Integrated Circuits," RCA Solid State Division Application Note ICAN-6000.

**DIMENSIONAL OUTLINE**

**14-Lead Dual-in-line Plastic Package — JEDEC MO-001-AB**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R1

**NOTES:**

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

**CA3026**  
**CA3054**

## Transistor Array Monolithic Silicon

The CA3026 and CA3054 each consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six n-p-n transistors which comprise the amplifiers are general purpose devices which exhibit low  $1/f$  noise and a value of  $f_T$  in excess of 300 MHz. These features make the CA3026 and CA3054 useful from dc to 120 MHz. Bias and load resistors have been omitted to provide maximum application flexibility.

The monolithic construction of the CA3026 and CA3054 provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual channel applications where matched performance of the two channels is required.

The CA3026 is supplied in a hermetic 12-lead TO-5 style package and is rated for full military operating-temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

The CA3054 is supplied in a 14-lead plastic Dual-in-Line package with a limited temperature range. The availability of extra terminals allows the introduction of an independent substrate connection for maximum flexibility.

### APPLICATIONS

- Dual sense amplifiers
- Dual Schmitt triggers
- Multifunction combinations -- RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Pairs of balanced mixers
- Synthesizer mixers
- Balanced (push-pull) cascode amplifiers





Fig.1a - Schematic Diagram for CA3026.

## DUAL INDEPENDENT DIFFERENTIAL AMPLIFIERS

For Low-Power Applications  
at Frequencies from DC  
to 120 MHz



12-Lead TO-5



14-Lead  
Dual-In-Line  
Plastic Package

### FEATURES

- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Maximum input offset voltage --  $\pm 5$  mV
- Full military temperature range capability --  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Limited temperature range --  $0^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  for CA3054




Fig.1b - Schematic Diagram for CA3054.

**CAUTION:** Substrate MUST be maintained negative with respect to all collector terminals of this device. See Maximum Voltage Ratings chart.

**MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT  $T_A = 25^\circ\text{C}$**

Power Dissipation, P:	<b>CA3026</b>	<b>CA3054</b>	
Any one transistor . . . . .	300 . . . . .	300 . . . . .	mW
Total package . . . . .	600 . . . . .	750 . . . . .	mW
For $T_A > 55^\circ\text{C}$ . . . . .	Derate at 5 . . . . .	6.67 . . . . .	mW/ $^\circ\text{C}$
Temperature Range:			
Operating . . . . .	-55 to + 125 . . . . .	-40 to +85 . . . . .	$^\circ\text{C}$
Storage . . . . .	-65 to + 150 . . . . .	-65 to +150 . . . . .	$^\circ\text{C}$

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, $V_{CEO}$ . . . . .	15	V
Collector-to-Base Voltage, $V_{CBO}$ . . . . .	20	V
Collector-to-Substrate Voltage, $V_{CISO}^*$ . . . . .	20	V
Emitter-to-Base Voltage, $V_{EBO}$ . . . . .	5	V
Collector Current, $I_C$ . . . . .	50	mA

LEAD TEMPERATURE (During Soldering)  
 At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
 from case for 10 seconds max. . . . . +265 $^\circ\text{C}$

\* The collector of each transistor of the CA3026 and CA3054 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide for normal transistor action. The substrate should be maintained at signal (AC) ground by means of a suitable grounding capacitor, to avoid undesired coupling between transistors.

**Maximum Voltage Ratings**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 1<sup>†</sup> and horizontal terminal 3<sup>†</sup> is +15 to -5 volts.

† For CA3026; corresponding terminals for CA3054 are vertical terminal 2 and horizontal terminal 4.

CA3054 TERMINAL No.	→	13	14	1	2	3	4	6	7	8	9	11	12	5
↓	CA3026 TERMINAL No.	10	11	12	1	2	3	4	5	6	7	8	Note 1 9	Note 1 9
13	10		0 -20	*	+5 -5	*	+15 -5	*	*	*	*	*	*	*
14	11			*	*	*	+20 0	*	*	*	*	*	*	+20 0
1	12				+20 0	*	+20 0	*	*	*	*	*	*	+20 0
2	1					*	+15 -5	*	*	*	*	*	*	*
3	2							*	*	*	*	*	*	*
4	3							*	*	*	*	*	*	*
6	4								0 -20	*	+5 -5	*	+15 -5	*
7	5									*	*	*	*	+20 0
8	6										+20 0	*	*	+20 0
9	7											*	+15 -5	*
11	8												+1 -5	*
12	9													*
5	9													Ref Sub- strate

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

Note 1: In the CA3026 terminal No.9 is connected to the emitter of Q<sub>4</sub>, the reference substrate, and the case, therefore, the case should not be grounded. Two terminal 9 columns (CA3026) appear in the voltage rating chart because it is a composite chart for both the CA3026 and the CA3054. Wherever an asterisk is shown in one column 9 and a rating is shown in the other column 9, the asterisk should be ignored.

**Maximum Current Ratings**

CA3054 TERMINAL No.●	CA3026 TERMINAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
13	10	5	0.1
14	11	50	0.1
1	12	50	0.1
2	1	5	0.1
3	2	5	0.1
4	3	0.1	-50
6	4	5	0.1
7	5	50	0.1
8	6	50	0.1
9	7	5	0.1
11	8	5	0.1
12	9	0.1	50


● Terminal No.10 of CA3054 is not used

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIRCUIT	CA3026 CA3054 LIMITS			UNITS	TYPICAL CHARAC- TERISTICS CURVES
			FIG.	MIN.	TYP.	MAX.		FIG.
STATIC CHARACTERISTICS								
For Each Differential Amplifier								
Input Offset Voltage	$V_{IO}$	$V_{CB} = 3\text{ V}$ $I_{E(Q3)} = I_{E(Q4)} = 2\text{ mA}$	-	-	0.45	5	mV	6
Input Offset Current	$I_{IO}$		-	-	0.3	2	$\mu\text{A}$	7
Input Bias Current	$I_I$		-	-	10	24	$\mu\text{A}$	3
Quiescent Operating Current Ratio	$\frac{I_{C(Q1)} \text{ or } I_{C(Q5)}}{I_{C(Q2)} \text{ or } I_{C(Q6)}}$		-	-	0.98 to 1.02	-	-	3
Temperature Coefficient Magnitude of Input-Offset Voltage	$\frac{ \Delta V_{IO} }{\Delta T}$		-	-	1.1	-	$\mu\text{V}/^\circ\text{C}$	5
For Each Transistor								
DC Forward Base-to-Emitter Voltage	$V_{BE}$	$V_{CB} = 3\text{ V}$ $\left\{ \begin{array}{l} I_C = 50\ \mu\text{A} \\ 1\ \text{mA} \\ 3\ \text{mA} \\ 10\ \text{mA} \end{array} \right.$	-	-	0.630 0.715 0.750 0.800	0.700 0.800 0.850 0.900	V	6
Temperature Coefficient of Base-to-Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	$V_{CB} = 3\text{ V}, I_C = 1\ \text{mA}$	-	-	-1.9	-	$\mu\text{V}/^\circ\text{C}$	4
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10\text{ V}, I_E = 0$	-	-	0.002	100	nA	2
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\ \text{mA}, I_B = 0$	-	15	24	-	V	-
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\ \mu\text{A}, I_E = 0$	-	20	60	-	V	-
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CSO}$	$I_C = 10\ \mu\text{A}, I_{CI} = 0$	-	20	60	-	V	-
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\ \mu\text{A}, I_C = 0$	-	5	7	-	V	-
DYNAMIC CHARACTERISTICS								
Common-Mode Rejection Ratio For Each Amplifier	CMR	$V_{CC} = 12\text{ V}$ $V_{EE} = -6\text{ V}$ $V_X = -3.3\text{ V}$ $f = 1\ \text{kHz}$	8a	-	100	-	dB	8b
AGC Range, One Stage	AGC		9a	-	75	-	dB	9b
Voltage Gain, Single Stage Double-Ended Output	A		9a	-	32	-	dB	9b
AGC Range, Two Stage	AGC		10a	-	105	-	dB	10b
Voltage Gain, Two Stage Double-Ended Output	A		10a	-	60	-	dB	10b
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: (For Single Transistor)								
Forward Current-Transfer Ratio	$h_{fe}$	$f = 1\ \text{kHz}, V_{CE} = 3\text{ V}, I_C = 1\ \text{mA}$	-	-	110	-	-	11
Short-Circuit Input Impedance	$h_{ie}$		-	-	3.5	-	k $\Omega$	11
Open-Circuit Output Impedance	$h_{oe}$		-	-	15.6	-	$\mu\text{mho}$	11
Open-Circuit Reverse Voltage-Transfer Ratio	$h_{re}$		-	-	$1.8 \times 10^{-4}$	-	-	11

DYNAMIC CHARACTERISTICS CONT'D.								
1/f Noise Figure (For Single Transistor)	NF	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V}$	-	-	3.25	-	dB	-
Gain-Bandwidth Product (For Single Transistor)	$f_T$	$V_{CE} = 3 \text{ V}, I_C = 3 \text{ mA}$	-	-	550	-	MHz	12
Admittance Characteristics; Differential Circuit Configuration: (For Each Amplifier)								
Forward Transfer Admittance	$y_{21}$	$V_{CB} = 3 \text{ V}$ Each Collector $I_C \approx 1.25 \text{ mA}$ $f = 1 \text{ MHz}$	-	-	$-20 + j0$	-	mmho	13a
Input Admittance	$y_{11}$		-	-	$0.22 + j0.1$	-	mmho	13b
Output Admittance	$y_{22}$		-	-	$0.01 + j0$	-	mmho	13c
Reverse Transfer Admittance	$y_{12}$		-	-	$-0.003 + j0$	-	mmho	13d
Admittance Characteristics; Cascode Circuit Configuration: (For Each Amplifier)								
Forward Transfer Admittance	$y_{21}$	$V_{CB} = 3 \text{ V}$ Total Stage $I_C \approx 2.5 \text{ mA}$ $f = 1 \text{ MHz}$	-	-	$68 - j0$	-	mmho	14a
Input Admittance	$y_{11}$		-	-	$0.55 + j0$	-	mmho	14b
Output Admittance	$y_{22}$		-	-	$0 + j0.02$	-	mmho	14c
Reverse Transfer Admittance	$y_{12}$		-	-	$0.004 - j0.005$	-	$\mu\text{mho}$	14d
Noise Figure	NF	$f = 100 \text{ MHz}$	-	-	8	-	dB	-

TYPICAL STATIC CHARACTERISTICS



\* For CA3054: use data from 0°C to 85°C only

Fig.2 - Collector-to-base cutoff current vs ambient temperature for each transistor.




Fig.3 - Input bias current characteristic vs collector current for each transistor.

TYPICAL STATIC CHARACTERISTICS




Fig. 4 - Base-to-emitter voltage characteristic for each transistor vs ambient temperature.




Fig. 5 - Offset voltage characteristic vs ambient temperature for differential pairs.

\* For CA3054: use data from 0°C to 85°C only




Fig. 6 - Static base-to-emitter voltage characteristic and input offset voltage for differential pairs vs emitter current.





Fig. 7 - Input offset current for matched differential pairs vs collector current.

TYPICAL DYNAMIC CHARACTERISTICS

COMMON MODE REJECTION RATIO

Terminal Numbers in Circles are for CA3026

Terminal Numbers in Square Boxes are for CA3054



(a) Test setup




Fig. 8


(b) Characteristic




TYPICAL DYNAMIC CHARACTERISTICS (cont'd)  
SINGLE-STAGE VOLTAGE GAIN

Terminal Numbers in Circles are for CA3026

Terminal Numbers in Square Boxes are for CA3054



(a) Test setup




(b) Characteristic

Fig.9


TWO-STAGE VOLTAGE GAIN

Terminal Numbers in Circles are for CA3026

Terminal Numbers in Square Boxes are for CA3054



(a) Test setup



(b) Characteristic

Fig.10

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.11 - Forward current-transfer ratio ( $h_{fe}$ ), short-circuit input impedance ( $h_{ie}$ ), open-circuit output impedance ( $h_{oe}$ ), and open-circuit reverse voltage-transfer ratio ( $h_{re}$ ) vs collector current for each transistor.




Fig.12 - Gain-bandwidth product ( $f_T$ ) vs collector current.

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER




Fig.13(a) - Forward transfer admittance ( $Y_{21}$ ) vs frequency.




Fig.13(b) - Input admittance ( $Y_{11}$ ).




Fig.13(c) - Output admittance ( $Y_{22}$ ) vs frequency.




Fig.13(d) - Reverse transfer admittance ( $Y_{12}$ ) vs frequency.

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH CASCODE AMPLIFIER




Fig.14(a) - Forward transfer admittance ( $Y_{21}$ ) vs frequency.




Fig.14(b) - Input admittance ( $Y_{11}$ ) vs frequency.

TYPICAL CHARACTERISTICS FOR EACH CASCODE AMPLIFIER (cont'd)




Fig.14(c) - Output admittance ( $Y_{22}$ ) vs frequency.





Fig.14(d) - Reverse transfer admittance ( $Y_{12}$ ) vs frequency.

DIMENSIONAL OUTLINE CA3026

JEDEC MO-006-AG




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0	0		0	0
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
J	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- Measure from Max. φD.
- N<sub>1</sub> is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.

DIMENSIONAL OUTLINE CA3054

14-Lead Dual In-Line  
Plastic Package  
JEDEC MO-001-AB



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

NOTES


- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- α applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon

## CA3049T CA3102E



### DUAL HIGH-FREQUENCY DIFFERENTIAL AMPLIFIERS

For Low-Power Applications at Frequencies  
up to 500 MHz

*Features:*

- Power Gain 23 dB (typ.) at 200 MHz
- Noise Figure 4.6 dB (typ.) at 200 MHz
- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Full military-temperature-range capability- ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )  
for the CA3102E and for the CA3049T

RCA-CA3049T and CA3102E\* consist of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six transistors which comprise the amplifiers are general-purpose devices which exhibit low  $I/f$  noise and a value of  $f_T$  in excess of 1 GHz. These features make the CA3049T and CA3102E useful from dc to 500 MHz. Bias and load resistors have been omitted to provide maximum application flexibility.


The monolithic construction of the CA3049T and CA3102E provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual-channel applications where matched performance of the two channels is required.

The CA3102E is like the CA3049T except that it has a separate substrate connection for greater design flexibility. The CA3049T is supplied in the 12-lead TO-5 package; the CA3102E, in the 14-lead plastic dual-in-line package.


*Applications*

- VHF amplifiers
- VHF mixers
- Multifunction combinations — RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Balanced mixers
- Synthesizers
- Balanced (push-pull) cascode amplifiers
- Sense amplifiers

\*Formerly Developmental No. TA6228.



Schematic Diagram for CA3049T



Schematic Diagram for CA3102E

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIRCUIT	CA3102E LIMITS			CA3049T LIMITS			UNITS	TYPICAL CHARACTERISTIC CURVES
			FIG.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		FIG.
STATIC CHARACTERISTICS											
For Each Differential Amplifier											
Input Offset Voltage	$V_{IO}$		1	---	0.25	5	---	0.25	---	mV	-4
Input Offset Current	$I_{IO}$	$I_3 = I_9 = 2\text{ mA}$	1	---	0.3	3	---	0.3	---	$\mu\text{A}$	---
Input Bias Current	$I_{IB}$		1	---	13.5	33	---	13.5	33	$\mu\text{A}$	5
Temperature Coefficient Magnitude of Input Offset Voltage	$ \Delta V_{IO}  / \Delta T$		1	---	1.1	---	---	1.1	---	$\mu\text{V}/^\circ\text{C}$	4
For Each Transistor											
DC Forward Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 6\text{ V}$ $I_C = 1\text{ mA}$	---	674	774	874	---	774	---	mV	6
Temperature Coefficient of Base-to-Emitter Voltage	$\Delta V_{BE} / \Delta T$	$V_{CE} = 6\text{ V}, I_C = 1\text{ mA}$	---	---	-0.9	---	---	-0.9	---	$\text{mV}/^\circ\text{C}$	6
Collector Cutoff Current	$I_{CBO}$	$V_{CB} = 10\text{ V}, I_E = 0$	---	---	0.0013	100	---	0.0013	100	nA	7
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{ mA}, I_B = 0$	---	15	24	---	15	24	---	V	---
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\text{ }\mu\text{A}, I_E = 0$	---	20	60	---	20	60	---	V	---
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CISO}$	$I_C = 10\text{ }\mu\text{A}, I_B = 0, I_E = 0$	---	20	60	---	20	60	---	V	---
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\text{ }\mu\text{A}, I_C = 0$	---	5	7	---	5	7	---	V	---
DYNAMIC CHARACTERISTICS											
1/f Noise Figure (For Single Transistor)	NF	$f = 100\text{ kHz}, R_S = 500\text{ }\Omega$ $I_C = 1\text{ mA}$	---	---	1.5	---	---	1.5	---	dB	12
Gain-Bandwidth Product (For Single Transistor)	$f_T$	$V_{CE} = 6\text{ V}, I_C = 5\text{ mA}$	---	---	1.35	---	---	1.35	---	$\text{GHz}_z$	11
Collector-Base Capacitance	$C_{CB}$	$I_C = 0$ $V_{CB} = 5\text{ V}$	*	---	0.28	---	---	0.28	---	pF	8
Collector-Substrate Capacitance	$C_{CI}$	$I_C = 0$ $V_{CI} = 5\text{ V}$	**	---	0.15	---	---	0.28	---	pF	8
For Each Differential Amplifier											
Common-Mode Rejection Ratio	CMR	$I_3 = I_9 = 2\text{ mA}$	---	---	100	---	---	100	---	dB	---
AGC Range, One Stage	AGC	Bias Voltage = -6V	2	---	75	---	---	75	---	dB	---
Voltage Gain, Single-Ended Output	A	Bias Voltage = -4.2V $f = 10\text{ MHz}$	2	18	22	---	---	22	---	dB	9, 10
Insertion Power Gain	$G_p$	$f = 200\text{ MHz}$ $V_{CC} = 12\text{ V}$	Cascode	3	---	23	---	23	---	dB	---
Noise Figure	NF		Cascode	3	---	4.6	---	4.6	---	dB	---
Input Admittance	$Y_{11}$	For Cascode Configuration $I_3 = I_9 = 2\text{ mA}$	Cascode	---	---	$1.5 + j 2.45$	---	$1.5 + j 2.45$	---	mmho	14, 16, 18
			Diff. Amp.	---	---	$0.878 + j 1.3$	---	$0.878 + j 1.3$	---		
Reverse Transfer Admittance	$Y_{12}$	For Diff. Amplifier Configuration $I_3 = I_9 = 4\text{ mA}$ (each collector $I_C \approx 2\text{ mA}$ )	Cascode	---	---	$0 - j 0.008$	---	$0 - j 0.008$	---	mmho	---
			Diff. Amp.	---	---	$0 - j 0.013$	---	$0 - j 0.013$	---		
Forward Transfer Admittance	$Y_{21}$		Cascode	---	---	$17.9 - j 30.7$	---	$17.9 - j 30.7$	---	mmho	26, 28, 30
			Diff. Amp.	---	---	$-10.5 + j 13$	---	$-10.5 + j 13$	---		
Output Admittance	$Y_{22}$		Cascode	---	---	$-0.503 - j 15$	---	$-0.503 - j 15$	---	mmho	20, 22, 24
			Diff. Amp.	---	---	$0.071 + j 0.62$	---	$0.071 + j 0.62$	---		

\* Terminals 1 &amp; 14, or 7 &amp; 8. (CA3102E) 1 &amp; 12 or 6 &amp; 7 (CA3049T)

\*\* Terminals 13 &amp; 4, or 6 &amp; 11. (CA3102E) 10 &amp; 11 or 4 &amp; 5 (CA3049T)

**MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES,**  
 AT  $T_A = 25^\circ C$

Power Dissipation, P:	CA3049T	CA3102E
Any one transistor	300	300 mW
Total package	600	750 mW
For $T_A > 55^\circ C$ Derate at:	5	6.67 mW/ $^\circ C$

Temperature Range:	CA3049T	CA3102E
Operating	-55 to +125	-55 to +125 $^\circ C$
Storage	-65 to +150	-65 to +150 $^\circ C$


The following ratings apply for each transistor in the devices

Collector-to-Emitter Voltage, $V_{CEO}$	15	V
Collector-to-Base Voltage, $V_{CBO}$	20	V
Collector-to-Substrate Voltage, $V_{C10}^*$	20	V
Emitter-to-Base Voltage, $V_{EBO}$	5	V
Collector Current, $I_C$	50	mA

\*The collector of each transistor of the CA3049T and CA3102E is isolated from the substrate by an integral diode. The substrate (terminal 9) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.


**Lead Temperature (During Soldering):**

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$ mm)  
 from case for 10 seconds max.  $+265^\circ C$




92CS-20795

Fig. 1—Static characteristics test circuit for CA3102E.



92CS-20794

Fig. 2—AGC range and voltage gain test circuit for CA3102E.



NOTES:  
 1. NUMBERS IN PARENTHESES REFER TO OTHER HALF OF THE CA3049T OR CA3102E  
 2. BRACKETED NUMBERS REFER TO CA3102E, UNBRACKETED NUMBERS REFER TO CA3049T

92CS-20793

$L_1, L_2$  - Approx. 1/2 Turn #18 Tinned Copper Wire, 5/8" Dia.  
 $C_1, C_2$  - 15 pF Variable Capacitors (Hammarlund, MAC-15; or Equivalent)

All Capacitors in  $\mu F$  Unless Otherwise Indicated  
 All Resistors in Ohms Unless Otherwise Indicated

Fig. 3—200 MHz cascode power gain and noise figure test circuit.

Typical Characteristics for CA3049T and CA3102E




Fig. 4—Input offset voltage vs. emitter current.




Fig. 5—Input bias current vs. emitter current.




Fig. 6—Base-to-emitter voltage vs. collector current.




Fig. 7—Collector-cutoff current vs. temperature.




Fig. 8—Capacitance vs. dc bias voltage.




Fig. 9—Voltage gain vs. dc bias voltage.

Typical Characteristics for CA3049T and CA3102E (cont'd)




Fig. 10—Voltage gain vs. frequency.




Fig. 11—Gain-bandwidth product vs. collector current.




Fig. 12—1/f noise figure vs. collector current.




Fig. 13—1/f noise figure vs. collector current.



Typical Input Admittance Characteristics for CA3049T and CA3102




Fig. 14—Input admittance ( $Y_{11}$ ) vs. frequency.




Fig. 15—Input admittance ( $Y_{11}$ ) vs. frequency.




Fig. 16—Input admittance ( $Y_{11}$ ) vs. collector supply voltage.




Fig. 17—Input admittance ( $Y_{11}$ ) vs. collector supply voltage.




Fig. 18—Input admittance ( $Y_{11}$ ) vs. emitter current.




Fig. 19—Input admittance ( $Y_{11}$ ) vs. emitter current.

Typical Output Admittance Characteristics for CA3049T and CA3102E




Fig. 20—Output admittance ( $Y_{22}$ ) vs. frequency.




Fig. 21—Output admittance ( $Y_{22}$ ) vs. frequency.




Fig. 22—Output admittance ( $Y_{22}$ ) vs. collector supply voltage.




Fig. 23—Output admittance ( $Y_{22}$ ) vs. collector supply voltage.




Fig. 24—Output admittance ( $Y_{22}$ ) vs. emitter current.




Fig. 25—Output admittance ( $Y_{22}$ ) vs. emitter current.

Typical Forward Transfer Characteristics for CA3049T and CA3102E




Fig. 26—Forward transfer admittance ( $Y_{21}$ ) vs. frequency.




Fig. 27—Forward transfer admittance ( $Y_{21}$ ) vs. frequency.




Fig. 28—Forward transfer admittance ( $Y_{21}$ ) vs. collector supply voltage.




Fig. 29—Forward transfer admittance ( $Y_{21}$ ) vs. collector supply voltage.




Fig. 30—Forward transfer admittance ( $Y_{21}$ ) vs. emitter current.





Fig. 31—Forward transfer admittance ( $Y_{21}$ ) vs. emitter current.

**DIMENSIONAL OUTLINES**  
**12-LEAD TO-5 PACKAGE JEDEC MO-006-AG**




92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
øB	0.016	0.019	3	0.407	0.482
øB <sub>1</sub>	0	0		0	0
øB <sub>2</sub>	0.016	0.021	3	0.407	0.533
øD	0.335	0.370		8.51	9.39
øD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α				30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. øB applies between L<sub>1</sub> and L<sub>2</sub>. øB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. øD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.

**14-LEAD DUAL-IN-LINE PLASTIC PACKAGE**  
**JEDEC MO-001-AB**



92SS - 4296R1

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0° 150°		4	0° 150°	
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R1

NOTES:

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.



# Linear Integrated Circuits


## CA3035 CA3035V1

### Ultra-High-Gain Wide-Band Amplifier Array Monolithic Silicon


- Three Individual General-Purpose Amplifiers
- Ideal for service in Remote-Control Amplifiers — e.g., TV Receivers
- Available in two electrically identical versions: CA3035 with straight leads; CA3035V1 with formed leads

#### HIGHLIGHTS

- Three separate amplifiers — gain and bandwidth for each amplifier can be adjusted with suitable external circuitry
- Amplifiers operable independently or in cascade
- Exceptionally high cascade voltage gain — 129 dB typ. at 40 kHz
- Low noise performance      • Wide-band response
- All amplifiers single-ended — only one power supply required
- Wide operating temperature range — -55°C to +125°C
- Built-in temperature compensation
- Hermetically sealed, all-welded 10-lead TO-5-style metal package with straight or formed leads



10-LEAD TO-5



FORMED-LEAD 10-LEAD TO-5

SCHEMATIC DIAGRAM FOR CA3035 AND CA3035V1




Fig. 1

TYPICAL REMOTE CONTROL SYSTEM




Fig. 2

**ABSOLUTE-MAXIMUM RATINGS:**

Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Device Dissipation	300 mW
Input Voltage	1V p-p
Supply Voltage	+15V
Lead Temperature (During Soldering):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)	
from case for 10 seconds max.	+265°C

**ELECTRICAL CHARACTERISTICS AT T<sub>A</sub> = 25°C**

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	TEST CIRCUITS AND CHARACTERISTICS CURVES	LIMITS			UNITS
				CA3035, CA3035V1			
				Min.	Typ.	Max.	
STATIC CHARACTERISTICS							
Quiescent Operating Voltage	V <sub>3</sub>	V <sub>CC</sub> = +9V	Fig.3	-	2	-	V
	V <sub>5</sub>			-	1.9	-	V
	V <sub>7</sub>			-	4.9	-	V
Total Current Drain	I <sub>d</sub>	V <sub>CC</sub> = +9V, R <sub>L3</sub> = 5KΩ	Fig.3	3.5	5	7.5	mA
DYNAMIC CHARACTERISTICS							
Voltage Gain: Amplifier No.1 Amplifier No.2 Amplifier No.3	A <sub>1</sub>	f = 40 kHz, V <sub>CC</sub> = +9V		40	44	-	dB
	A <sub>2</sub>			40	46	-	dB
	A <sub>3</sub>			38	42	-	dB
Output Voltage Swing	V <sub>out</sub>	R <sub>L1</sub> = 10KΩ R <sub>L2</sub> = 10KΩ R <sub>L3</sub> = 5KΩ Sinusoidal Output, V <sub>CC</sub> = +9V		-	2	-	Vp-p
	V <sub>1out</sub>			-	2.6	-	Vp-p
	V <sub>2out</sub>			-	8	-	Vp-p
Input Resistance: Amplifier No.1 Amplifier No.2 Amplifier No.3	R <sub>1in</sub>	f = 40 kHz		-	50K	-	Ω
	R <sub>2in</sub>			-	2K	-	Ω
	R <sub>3in</sub>			-	670	-	Ω
Output Resistance	R <sub>1out</sub>	f = 40 kHz		-	270	-	Ω
	R <sub>2out</sub>			-	170	-	Ω
	R <sub>3out</sub>			-	100K	-	Ω
Bandwidth at -3dB point: Amplifier No.1 Amplifier No.2 Amplifier No.3	BW <sub>1</sub>	V <sub>CC</sub> = +9V	Fig.5 Fig.6 Fig.7	-	500	-	kHz
	BW <sub>2</sub>			-	2.5	-	MHz
	BW <sub>3</sub>			-	2.5	-	MHz
Noise Figure Amplifier No.1	NF <sub>1</sub>	f = 1 kHz, R <sub>S</sub> = 1 KΩ	Fig.4	-	6	7	dB
Sensitivity		V <sub>CC</sub> = +13 V Relay (K <sub>1</sub> ) Current = 7.5 mA	Fig.2	-	100	150	μV

STATIC CHARACTERISTICS

TEST CIRCUIT





Fig. 3

NOISE FIGURE TEST CIRCUIT



NOTE: SET ALL INTERNAL POWER SUPPLIES ON QUAN TECH NOISE ANALYZER TO ZERO VOLTS.

Fig. 4

TYPICAL 1st-AMPLIFIER RESPONSE




Fig. 5

TYPICAL 2nd-AMPLIFIER RESPONSE




Fig. 6

TYPICAL 3rd-AMPLIFIER RESPONSE





Fig. 7

DIMENSIONAL OUTLINES

JEDEC M0-006-AF

CA3035





92CS-15835

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230 TP		2	5.84 TP	
A1	0	1.0		0	0
A2	0.185	0.185		4.19	4.70
øB	0.016	0.019	3	0.407	0.482
øB1	0	0		0	0
øB2	0.016	0.021	3	0.407	0.533
øD	0.335	0.370		8.51	9.39
øD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	360° TP			360° TP	
N	10		6	10	
N1	1		5	1	

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. øB applies between L1 and L2. øB2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
4. Measure from Max. øD.
5. N1 is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.

CA3035V1



92CS-14638

DIMENSIONS IN INCHES



### Amplifier Array

Monolithic Silicon

The RCA CA3048 is a silicon monolithic integrated circuit consisting of four independent identical AC amplifiers which can operate from a single-ended power supply.

The amplifiers include internal DC bias and feedback to provide temperature-stabilized operation. They may be used in a wide variety of AC applications in which operational amplifiers have previously been used.

Each high gain amplifier has a high impedance non-inverting input, and a lower impedance inverting input for the application of feedback. Two power-supply terminals and two ground terminals are provided to reduce internal and external coupling between amplifiers.


The CA3048 is supplied in a 16-lead dual-in-line plastic package.

#### APPLICATIONS

- Multi-channel or cascade operation
- Low-level preamplifiers
- Equalizers
- Linear signal mixers
- Tone generators
- Multivibrators
- AC integrators

## FOUR INDEPENDENT AC AMPLIFIERS

For Low-Noise and  
General AC Applications  
In Industrial Service




CA3048

#### FEATURES

- Four AC amplifiers on a common substrate
- Independently accessible inputs and outputs
- Operates from single-ended supply

#### EACH AMPLIFIER

- Noise figure at 1kHz..... 2 dB typ.
- High voltage gain..... 53 dB min.
- High input resistance..... 90 k $\Omega$  typ.
- Undistorted output voltage..... 2 V rms min.
- Output Impedance..... 1 k $\Omega$  typ.
- Open-loop bandwidth..... 300 kHz typ.



92 CS-15470R2

Fig. 1 - Block diagram for CA3048.

**ABSOLUTE-MAXIMUM RATINGS at  $T_A = 25^\circ\text{C}$ :**

**DISSIPATION:**

At  $T_A = 55^\circ\text{C}$  . . . . . 750 mW

Above  $T_A = 55^\circ\text{C}$ . . . . . Derate linearly at 7.7 mW/ $^\circ\text{C}$

**TEMPERATURE RANGE:**

Operating . . . . .  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$

Storage . . . . .  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

**LEAD TEMPERATURE (During Soldering)**

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ )

from case for 10 seconds max. . . . .  $+265^\circ\text{C}$

**POWER SUPPLY VOLTAGE** . . . . . +16 V

**AC INPUT VOLTAGE** . . . . . 0.5 V rms

**MAXIMUM VOLTAGE RATINGS**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 4 is  $+2$  to  $-3.6$  volts.

TERMINAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1		+16 0	*	*	*	*	*	*	*	*	*	*	*	*	0 -16	*
2			*	+2 -3.6	0	*	*	+2 -3.6	-3.6	*	*	+16 0	+2 -3.6	*	+16 0	0 -16
3				+5 -5	*	*	*	*	*	*	*	*	*	*	*	*
4					+3.6 -2	*	*	*	*	*	*	*	*	*	*	*
5						0 -16	*	+2 -3.6	+2 -3.6	*	0 -16	+16 0	+2 -3.6	*	+16 0	*
6							*	*	*	*	*	*	0 -16	*	*	*
7								+5 -5	*	*	*	*	*	*	*	*
8									*	*	*	*	*	*	*	*
9										+5 -5	*	*	*	*	*	*
10											*	*	*	*	*	*
11												*	*	*	*	*
12													0 -16	*	*	*
13														+5 -5	*	*
14															*	*
15																+16 0
16																

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIRCUIT	LIMITS CA3048			UNITS	TYPICAL CHARACTERISTICS CURVES	
			FIG.	MIN.	TYP.	MAX.		FIG.	
STATIC									
Current drain per amplifier pair	$I_{12}$ or $I_{15}$	$V_{CC} = +12\text{V}$	3	9.5	13.5	17.5	mA	4,5	
DC Voltage at Output Terminals	$V_1, V_6, V_{11}, V_{16}$	$V_{CC} = +12\text{V}$	3	6.1	6.9	8.1	V	-	
DC Voltage at Feedback Terminals	$V_3, V_7, V_{10}, V_{14}$	$V_{CC} = +12\text{V}$	3	1.7	2.0	2.3	V	-	
DC Voltage at Input Terminals	$V_4, V_8, V_9, V_{13}$	$V_{CC} = +12\text{V}$	3	2.2	2.5	2.8	V	-	
DYNAMIC (Characteristics given are for each amplifier with no AC feedback)									
Open-Loop Gain	$A_{OL}$	$V_{CC} = +12\text{V}$ $E_{IN} = 2\text{mV}$ $f = 10\text{kHz}$	6	53	58	-	dB	7,8	
Output Voltage Swing	$V_{O(\text{rms})}$	$V_{CC} = +12\text{V}$ $f = 1\text{kHz}$ THD = 5%	6	2.0	2.4	-	V	-	
Open-Loop -3dB Bandwidth	BW	$V_{CC} = +12\text{V}$ $E_{IN} = 2\text{mV}$	6	250	300	-	kHz	9	
Total Harmonic Distortion	THD	$V_{CC} = +12\text{V}, f = 1\text{kHz}$ $E_{OUT} = 2\text{V rms}$	6	-	0.65	-	%	10	
Input Resistance	$R_{IN}$	OPEN LOOP Terminals 3, 7, 10, and 14 are by-passed to ground $f = 1\text{kHz}$	-	-	90	-	$k\Omega$	-	
Input Capacitance	$C_{IN}$	$f = 1\text{MHz}$	-	-	9	-	pF	-	
Output Resistance	$R_{OUT}$	Terminals 3, 7, 10 and 14 are by-passed to ground	-	-	1	-	$k\Omega$	-	
Output Capacitance	$C_{OUT}$	$f = 1\text{MHz}$	-	-	18	-	pF	-	
Feedback Capacitance (Output to non-inverting Input)	$C_{FB}$	$V_{CC} = +12\text{V}$ $f = 1\text{MHz}$	-	-	<0.1	-	pF	-	
Broad-Band Output Noise Voltage	$E_N$	$V_{CC} = +12\text{V}$ $R_S = 10\text{k}\Omega$ $A = 40\text{dB}$ Equivalent Noise BW = 50 kHz	11	-	0.3	1	mV	-	
Output Noise Voltage "Weighted"	$E_N(\text{WT})$		12	-	0.5	2.2	mV	-	
Noise Figure	$NF$ ( $R_S = 5\text{k}\Omega$ )	$f =$	10 Hz	-	-	10	-	dB	-
			100 Hz	-	-	5.8	-	dB	
			1 kHz	-	-	2	-	dB	
			10 kHz	-	-	1.1	-	dB	
			100 kHz	-	-	0.6	-	dB	
Inter-Amplifier Audio Separation "Cross Talk"		$V_{CC} = +12\text{V}$ $f = 1\text{kHz}$ 0 dB = 0.78V	13	-	<-45	-	dB	-	
Inter-Amplifier Capacitance (Any amplifier output to any other amplifier input)	$C$	$V_{CC} = +12\text{V}$ $f = 1\text{MHz}$	-	-	<0.02	-	pF	-	




Fig.2 - Schematic diagram for CA3048.




Fig.3 - Test circuit for measurement of collector supply voltage and currents.




Fig.4 - Typical DC supply current vs supply voltage.




Fig.5 - Typical DC supply current vs ambient temperature.





Fig.7 - Typical amplifier gain vs DC supply voltage.



\* Sig Gen should be a low distortion type (0.2% THD or less) HP206A or equivalent.

● Adjustment of  $E_g$  to 2 volts will make  $E_s = 2\text{ mV}$ .

Test Circuit shows Amplifier #1 under test, to test Amplifiers 2, 3, or 4; Connect terminals as shown in Table.

AMPLIFIER	TERMINALS		
	OUTPUT	INPUT	BYPASS
1	1	4	3
2	6	8	7
3	11	9	10
4	16	13	14

Fig.6 - Test circuit for measurement of distortion, open-loop gain and bandwidth characteristics.




Fig.8 - Typical open-loop gain vs ambient temperature.




Fig.9 - Typical open-loop gain vs frequency.






Fig.10 - Typical total harmonic distortion vs ambient temperature.



To test Amplifiers 1, 2, 3, or 4, connect terminals as shown in Table.

AMPLIFIER	TERMINALS		
	OUTPUT	INPUT	BYPASS
1	1	4	3
2	6	8	7
3	11	9	10
4	16	13	14


Fig.11 - Test circuit for measurement of broadband noise characteristic.



- L<sub>1</sub> - 2.5 millihenry inductor, dc resistance 0.3 ohms or less.
- \* Resistors metal film type, 1%. To test amplifiers, connect terminals as shown in Table.

AMPLIFIER	TERMINALS		
	OUTPUT	INPUT	BYPASS
1	1	4	3
2	6	8	7
3	11	9	10
4	16	13	14

Fig.12 - Test circuit for measurement of "weighted" output noise voltage characteristic.




\* V.T.V.M. - Hewlett-Packard Model 400D or equivalent.

**Procedure:**

1. Adjust Signal Generator for 0 dB output at reference terminal.
2. Read voltage at other output terminals (Figure shows terminal #1 used as reference).

**Fig.13 - Test circuit for measurement of inter-amplifier audio separation "cross talk" characteristic.**



**Fig.14 - Typical amplifier gain vs feedback resistance.**

**OPERATING CONSIDERATIONS**

**Economical Gain Control**

The CA3048 is designed to permit flexibility in the methods by which amplifier gain can be controlled. Fig.14 shows a curve of the gain of an amplifier when the internal resistive feedback of the device is used in conjunction with an external resistor. Although measured gain of various amplifiers will not be uniform, because of tolerances of internal resistances, this method is very economical and easy to apply.


**Stability**

The CA3048, as in other devices having high gain-bandwidth product, requires some attention to circuit layout, design, and construction to achieve stability.

Should the CA3048 be left unterminated, socket capacitance alone will provide sufficient feedback to cause high frequency oscillations; therefore, all test circuits in this data bulletin include loading networks that provide stability under all conditions.

DIMENSIONAL OUTLINE

16-LEAD DUAL-IN-LINE PLASTIC PACKAGE  
JEDEC MO-001-AC



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1

NOTES:

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



---

# **Linear IC Broadband (Video) Amplifiers and Differential Amplifiers**



# Linear Integrated Circuits

## CA3002

### IF Amplifier

- Designed for use in Communication Equipment
- Balanced differential amplifier configuration with controlled constant-current source provides outstanding versatility
- Built-in temperature stability for operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Companion Application Note ICAN-5036 "Application of the RCA-3002 Integrated-Circuit IF Amplifier" covers different operating modes, cross modulation, gain control, 4-stage amplifier design, and an envelope and product detector analysis.



#### APPLICATIONS

- Product Detector
- AM Detector
- IF & Video Amplifier
- Schmitt Trigger

#### HIGHLIGHTS

- Input Resistance . . . . .  $100\text{ k}\Omega$  typ.
- Output Resistance . . . . .  $70\ \Omega$  typ.
- Voltage Gain . . . . . 24 dB typ. @ 1.75 MHz
- Push-Pull Input, Single-Ended Output
- -3 dB Bandwidth . . . . . 11 MHz typ.
- AGC Range . . . . . 80 dB typ.
- Useful Frequency Range DC to . . 15 MHz

#### SCHEMATIC DIAGRAM




Fig. 1

**ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS**, at  $T_A = 25^\circ\text{C}$

Indicated voltage or current limits for each terminal can be applied under the specified operating conditions for other terminals.

All voltages are with respect to ground ( $-V_{CC}$ ,  $+V_{EE}$ .) or common terminal of Positive and Negative DC supplies).

TERMINAL	VOLTAGE OR CURRENT LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-8 V	0 V	2, 7 5, 10 9	-8 0 +6
2	-10 V	0 V	1, 5, 10 9	0 +6
3	-8.5 V	0 V	1, 5, 10 7 9	0 -6 +6
4	-8 V	0 V	1, 5, 10 2, 7 9	0 -8 +6
5	-3.5 V	+3.5 V	1, 10 2, 7 9	0 -6 +6
CASE	INTERNALLY CONNECTED TO TERMINAL No.2 (SUBSTRATE) DO NOT GROUND			

TERMINAL	VOLTAGE OR CURRENT LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
6	INTERNAL CONNECTION DO NOT USE			
7	-12 V	0 V	1, 5, 10 2 9	0 -6 +6
8	20 mA		1, 5, 7, 10 2 9	0 -6 +6
			200 $\Omega$ Resistor Between Terminals 7 & 8	
9	0 V	+10 V	1, 5, 10 2, 3, 7	0 -6
10	-3.5 V	+3.5 V	1, 5 2, 7 9	0 -6 +6

- OPERATING-TEMPERATURE RANGE .....  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$
- STORAGE-TEMPERATURE RANGE .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$
- LEAD TEMPERATURE (During Soldering):
  - At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ )
  - from case for 10 seconds max. ....  $+265^\circ\text{C}$
- MAXIMUM INPUT-SIGNAL VOLTAGE .....  $\pm 4$  V
- MAXIMUM DEVICE DISSIPATION:
  - $-55$  to  $85^\circ\text{C}$  ..... 450 mW
  - Above  $85^\circ\text{C}$  ..... Derate linearly  $5 \text{ mW}/^\circ\text{C}$

**STATIC CHARACTERISTICS AND TEST CIRCUITS**




Fig. 2 - Input unbalance voltage & current vs temperature.




Fig. 3 - Input bias current vs temperature.

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = +6\text{ V}$ ,  $V_{EE} = -6\text{ V}$**

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS TERMINALS No.3 & No.4 NOT CONNECTED UNLESS OTHERWISE NOTED	TEST CIRCUITS	LIMITS					TYPICAL CHARAC- TERISTICS CURVES				
				CA3002									
				Fig.	Min.	Typ.	Max.	Units		Fig.			
<b>STATIC CHARACTERISTICS:</b>													
Input Offset Voltage	$V_{IO}$		4	-	2.2	-	mV	2					
Input Unbalance Current	$I_{IU}$			-	2.2	10	$\mu\text{A}$	2					
Input Bias Current	$I_I$			-	20	36	$\mu\text{A}$	3					
Quiescent Operating Voltage		MODE	TERMINAL										
			2	4									
		A	$V_{EE}$	NC					-	2.8	-	V	4
		B	$V_{EE}$	$V_{EE}$					-	3.9	-	V	4
Device Dissipation	$P_T$			-	55	-	mW	None					
<b>DYNAMIC CHARACTERISTICS:</b>													
Differential Voltage Gain (Single-Ended Input and Output)	$A_{DIFF}$	$V_{IN} = 10\text{ mV}$ $f = 1.75\text{ MHz}$ $R_S = 50\Omega$		19	24	-	dB	5 & 5					
Bandwidth at -3 dB Point	BW	$R_S = 50\Omega$ , $V_{IN} = 10\text{ mV}$		-	11	-	MHz	6					
Maximum Output Voltage Swing	$V_{OUT(P-P)}$	-		-	5.5	-	V <sub>P-P</sub>	None					
Noise Figure	NF	$f = 1.75\text{ MHz}$ $R_S = 1\text{ k}\Omega$	12	-	4	8	dB	7					
<b>Input Impedance Components:</b>													
Parallel Input Resistance	$R_{IN}$	$f = 1.75\text{ MHz}$	None	-	100k	-	$\Omega$	None					
Parallel Input Capacitance	$C_{IN}$	$f = 1.75\text{ MHz}$	None	-	4	-	pF	None					
Output Resistance	$R_{OUT}$	$f = 1.75\text{ MHz}$	14	-	70	-	$\Omega$	9a & 9b					
AGC Range (Maximum Voltage Gain to Complete Cutoff)	AGC	$f = 1.75\text{ MHz}$	18	60	80	-	dB	12					

**STATIC CHARACTERISTICS AND TEST CIRCUITS**






Fig.4 - Quiescent operating voltage vs temperature.

DYNAMIC CHARACTERISTICS



92CS-13344


Fig. 5a - Differential voltage gain vs temperature.



92CS-13382


Fig. 5b - Differential voltage gain vs frequency.

DYNAMIC CHARACTERISTICS AND TEST CIRCUITS




92CS-13346

Fig. 6 - Bandwidth at -3 dB point vs temperature.



92CS-13397


Fig. 7 - Noise figure vs source resistance.



92CS-13566

\* Taps are adjusted to provide indicated equivalent values of  $R_S$  with tank tuned to resonance at 1.75 MHz, and a 50- $\Omega$  resistor connected to simulate the noise diode.


Fig. 8 - Noise figure.



92CS-13399


Fig. 9a - Output resistance vs temperature.

DYNAMIC CHARACTERISTIC AND TEST CIRCUIT




92CS-13400

Fig. 9b - Output resistance vs frequency.



92CS-13402


Fig. 10 - Input level for -30 dB intermodulation vs. temperature



92CS-13564

- 1) Increase both input-signal tones until the  $2f_2-f_1$  and  $2f_1-f_2$  output-signal voltages are 30 dB below the  $f_1$  and  $f_2$  output-signal voltages.
- 2) Measure rms values of the input and output signal voltages.
- 3) The measured input signal voltage is that value when the 3rd-harmonic intermodulation products are 30 dB below the fundamental outputs.


Fig. 11 - Intermodulation Test Circuit.



92CS-13401

Fig. 12 - AGC range vs frequency.


- 1) Set attenuator at 80 dB attenuation.
- 2) Set variable dc supply voltage at 0 V.
- 3) Increase signal input voltage until RF V.T.V.M. indicates 5 mV output.
- 4) Set variable dc supply voltage at -6 V.
- 5) Adjust attenuator until RF V.T.V.M. again indicates 5 mV output.
- 6) Change in attenuator setting in dB is total AGC Range.



92CS-13565

Fig. 13 - AGC range.

**DIMENSIONAL OUTLINE**  
**10-LEAD TO-5 JEDEC M0-006-AF**



92CS-15835

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230 TP		2	5.84 TP	
A <sub>1</sub>	0	1.0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
$\phi B$	0.016	0.019	3	0.407	0.482
$\phi B_1$	0	0		0	0
$\phi B_2$	0.016	0.021	3	0.407	0.533
$\phi D$	0.335	0.370		8.51	9.39
$\phi D_1$	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
$\alpha$	360° TP			360° TP	
N	10		6	10	
N <sub>1</sub>	1		5	1	

**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max.  $\phi D$ .
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits

**CA3011  
CA3012**

## Wide-Band Amplifiers


Monolithic Silicon

### FEATURES & APPLICATIONS

- exceptionally high amplifier gain: power gain at 4.5 MHz - 75 dB typ.
- excellent limiting characteristics - Input limiting voltage (knee) = 600  $\mu$ V typ. at 10.7 MHz
- wide frequency capability - 100 kHz to > 20 MHz



Fig.1 SCHEMATIC DIAGRAM FOR CA3011 AND CA3012



BLOCK DIAGRAM OF TYPICAL FM RECEIVER USING RCA-CA3011 OR CA3012 INTEGRATED CIRCUIT WIDE-BAND AMPLIFIER




Fig.2



**ABSOLUTE-MAXIMUM VOLTAGE LIMITS AT  $T_A = 25^\circ\text{C}$** 

Indicated voltage limits for each terminal can be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 8).

NOTE: TERMINALS 6, 7, AND 9 OF RCA-CA3011 AND CA3012 ARE USED FOR INTERNAL CONNECTIONS. DO NOT APPLY VOLTAGES OR MAKE EXTERNAL CONNECTIONS TO THESE TERMINALS.

**CA3011**

TERMINAL	VOLTAGE LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS						
			1	2	3	4	5	8	10
1	-3	+3	-	Same as 1	Do Not Apply External Voltage	+2.5 to +7.5	+7.5	Ground	+7.5
2	-3	+3	Same as 2	-		+2.5 to +7.5	+7.5	Ground	+7.5
3	-3	+3	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Ground	+7.5
4	+2.5	+7.5	-3 to +3	Same as 1		-	+7.5	Ground	+7.5
5	0	+10	-3 to +3	Same as 1		+2.5 to +7.5	-	Ground	+7.5
8	-3	+7.5	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Ground	+7.5
10	0	+10	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Ground	-
CASE	INTERNALLY CONNECTED TO TERMINAL NO.8 (GROUND TERMINAL)								

**CA3012**

TERMINAL	VOLTAGE LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS						
			1	2	3	4	5	8	10
1	-3	+3	-	Same as 1	Do Not Apply External Voltage	+2.5 to +10	+10	Ground	+10
2	-3	+3	Same as 2	-		+2.5 to +10	+10	Ground	+10
3	-3	+3	-3 to +3	Same as 1		+2.5 to +10	+10	Ground	+10
4	+2.5	+10	-3 to +3	Same as 1		-	+10	Ground	+10
5	0	+13	-3 to +3	Same as 1		+2.5 to +10	-	Ground	+10
8	-3	+10	-3 to +3	Same as 1		+2.5 to +10	+10	Ground	+10
10	0	+13	-3 to +3	Same as 1		+2.5 to +10	+10	Ground	-
CASE	INTERNALLY CONNECTED TO TERMINAL NO.8 (GROUND TERMINAL)								

**Example of Use of LIMITS TABLE:**

OPERATING-TEMPERATURE RANGE . . . . .  $-55$  to  $+125^\circ\text{C}$   
 STORAGE-TEMPERATURE RANGE . . . . .  $-65$  to  $+150^\circ\text{C}$

**LEAD TEMPERATURE (During Soldering):**

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ )  
 from case for 10 seconds max. . . . .  $+265^\circ\text{C}$

**MAXIMUM INPUT-SIGNAL VOLTAGE:**

Between Terminals 1 and 2 . . . . .  $\pm 3\text{V}$

MAXIMUM DEVICE DISSIPATION . . . . . 300 mW

RECOMMENDED MINIMUM DC SUPPLY VOLTAGE ( $V_{CC}$ ) . . . . . 5.5 V

For RCA-3012, a maximum voltage of  $\pm 3$  volts may be applied to Terminal 1 under the following conditions:

Terminal 2 is at the same dc potential as Terminal 1  
 Terminal 3: do not apply external voltage  
 Terminal 4 is at any dc potential between +2.5 and +10 volts  
 Terminal 5 is at a dc potential of +10 volts  
 Terminals 6, 7, and 9 are at 0 dc potential (NOT USED)  
 Terminal 8 is at dc ground potential  
 Terminal 10 is at a dc potential of +10 volts

## ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS				LIMITS						TYPICAL CHARACTERISTICS CURVES	
		SETUP & PROCEDURE	FREQUENCY f	DC SUPPLY VOLTAGE V <sub>CC</sub>	AMBIENT TEMPERATURE T <sub>A</sub>	RCA CA3011			RCA CA3012				UNITS
		Fig.	Mc/s	Volts	°C	Min.	Typ.	Max.	Min.	Typ.	Max.		
Total Device Dissipation*	P <sub>T</sub>	3	-	6	-55	-	80	-	66	80	135	mW	4
					+25	60	90	133	66	90	121	mW	
					+125	-	70	-	65	70	121	mW	
		-	7.5	-55	-	130	-	97	130	190	mW	4	
				+25	95	120	187	97	120	167	mW		
				+125	-	100	-	95	100	167	mW		
		-	10	-55	-	-	-	150	210	275	mW	4	
				+25	-	-	-	150	190	255	mW		
				+125	-	-	-	150	160	255	mW		
Voltage Gain**	A	5	1	6	-55	-	55	-	50	55	-	dB	6
					+25	60	66	-	60	66	-	dB	
					+125	-	61	-	50	61	-	dB	
		5	1	7.5	-55	-	59	-	55	59	-	dB	6
					+25	65	70	-	65	70	-	dB	
					+125	-	65	-	55	65	-	dB	
		5	1	10	-55	-	-	-	55	61	-	dB	6
					+25	-	-	-	65	71	-	dB	
					+125	-	-	-	55	66	-	dB	
		5	4.5	7.5	+25	60	67	-	60	67	-	dB	7
					+25	55	61	-	55	61	-	dB	
		Input-Impedance Components: Parallel Input Resistance	R <sub>IN</sub>	8	4.5	7.5	+25	-	3	-	-	3	-
Parallel Input Capacitance	C <sub>IN</sub>												
Output Impedance Components: Parallel Output Resistance	R <sub>OUT</sub>	10	4.5	7.5	+25	-	31.5	-	-	31.5	-	kΩ	11
Noise Figure	NF	12	4.5	7.5	+25	-	8.7	-	-	8.7	-	dB	13
Input Limiting Voltage (Knee)	v <sub>i(lim)</sub>	5	4.5	7.5	+25	-	300	450	-	300	400	μV	6

\* The total current drain may be determined by dividing P<sub>T</sub> by V<sub>CC</sub>.\*\* Recommended minimum dc supply voltage (V<sub>CC</sub>) is 5.5 V. Nominal load current flowing into terminal 5 is 1.5 mA at 7.5 V.

TYPICAL CHARACTERISTICS AND TEST SETUPS

DISSIPATION TEST SETUP




Fig.3

DISSIPATION VS TEMPERATURE




Fig.4

VOLTAGE-GAIN TEST SETUP




Fig.5

PROCEDURES

A - Voltage Gain:

- 1) Set input frequency at desired value,  $v_i = 100 \mu V$  rms.
- 2) Record  $v_o$ .
- 3) Calculate Voltage Gain A from  $A = 20 \log_{10} v_o/v_i$
- 4) Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.

B - Input Limiting Voltage (Knee):

- 1) Repeat Steps A1 and A2, using  $v_i = 100$  mV
- 2) Decrease  $v_i$  to the level at which  $v_o$  is 3 dB below its value for  $v_i = 100$  mV.
- 3) Record  $v_i$  as Input Limiting Voltage (Knee).

VOLTAGE GAIN & INPUT LIMITING VOLTAGE VS TEMPERATURE




Fig.6

VOLTAGE GAIN AND INPUT LIMITING VOLTAGE VS FREQUENCY




Fig.7

TYPICAL CHARACTERISTICS AND TEST SETUPS

INPUT-IMPEDANCE COMPONENTS TEST SETUP




Fig. 8

INPUT-IMPEDANCE COMPONENTS VS FREQUENCY




Fig. 9

OUTPUT-IMPEDANCE COMPONENTS TEST SETUP




Fig. 10

OUTPUT-IMPEDANCE COMPONENTS VS FREQUENCY





Fig. 11

TYPICAL CHARACTERISTICS AND TEST SETUPS

NOISE FIGURE TEST SETUP



$L_1 = 82 \mu H$ , center-tapped  
 $L_2 = 2.36 \mu H$   
 $C_1, C_2 =$  Arco Type 423 padder, or equivalent

Fig. 12

NOISE FIGURE VS DC SUPPLY VOLTAGE





Fig. 13

DIMENSIONAL OUTLINE FOR CA3011 AND CA3012

10-LEAD TO-5 JEDEC M0-006-AF



92CS-15835

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230 TP		2	5.84 TP	
A1	0	1.0		0	0
A2	0.165	0.185		4.19	4.70
phi B	0.016	0.019	3	0.407	0.482
phi B1	0	0		0	0
phi B2	0.016	0.021	3	0.407	0.533
phi D	0.335	0.370		8.51	9.39
phi D1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
n	360 TP			360 TP	
N	10		6		
N1	1		5		10

NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- phi B applies between L1 and L2. phi B2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
- Measure from Max. phi D.
- N1 is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.



# Linear Integrated Circuits

CA3020  
CA3020A

## Multipurpose Wide-Band Power Amplifiers

Monolithic Silicon

The RCA-CA3020 and CA3020A are Integrated-Circuit, Multistage, Multipurpose, Wide-Band Power Amplifiers on a single monolithic silicon chip. They employ a highly versatile and stable direct-coupled circuit configuration featuring wide frequency range, high voltage and power gain, and high power output. These features plus inherent stability over a wide temperature range make the CA3020 and CA3020A extremely useful for a wide variety of applications in military, industrial, and commercial equipment.

The CA3020 and CA3020A are particularly suited for service as Class B power amplifiers. The CA3020A can provide a maximum power output of 1 watt from a 12-volt DC supply with a typical power gain of 75 dB. The CA3020 provides 0.5 watt power output from a 9-volt supply with the same power gain.

These types are supplied in hermetically sealed, TO-5 style 12-lead packages.

## MULTIPURPOSE WIDE-BAND POWER AMPLIFIERS

For Military, Industrial,  
and Commercial Equipment  
at Frequencies up to 8 MHz



12-Lead TO-5

### FEATURES

- High power output - class B amplifier --  
CA3020 . . . . . 0.5 watt typ. at  $V_{CC} = +9V$   
CA3020A . . . . . 1.0 watt typ. at  $V_{CC} = +12V$
- Wide frequency range --  
Up to 8 MHz with resistive loads
- High power gain . . . . . 75db typ.
- Single power supply for class B operation with transformer --  
CA3020 . . . . . 3 to 9V  
CA3020A . . . . . 3 to 12V
- Built-in temperature-tracking voltage regulator provides stable operation over  $-55^{\circ}C$  to  $+125^{\circ}C$  temperature range

### APPLICATIONS

- AF power amplifiers for portable and fixed sound and communications systems
- Servo-control amplifiers
- Wide-band linear mixers
- Video power amplifiers
- Transmission-line driver amplifiers (balanced and unbalanced)
- Fan-in and fan-out amplifiers for computer logic circuits
- Lamp-control amplifiers
- Motor-control amplifiers
- Power multivibrator
- Power switches
- Companion Application Note, ICAN 5766 "Application of CA3020 and CA3020A Integrated Circuit Multipurpose Wide-Band Power Amplifiers."

SCHEMATIC DIAGRAM FOR CA3020 AND CA3020A




Fig. 1

92CS-4345R1

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as  $\pm 30\%$ .

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

**ABSOLUTE-MAXIMUM RATINGS:**

DISSIPATION:		WITHOUT HEAT SINK	WITH HEAT SINK
At $T_A = 25^\circ\text{C}$ . . . . .	1 W	At $T_C = 25^\circ\text{C}$ . . . . .	2 W
Above $T_A = 25^\circ\text{C}$ . . . . .	derate linearly 6.7 mW/ $^\circ\text{C}$	At $T_C = 25^\circ\text{C}$ to $T_C = 55^\circ\text{C}$ . . . . .	2 W
		Above $T_C = 55^\circ\text{C}$ . . . . .	derate linearly 16.7 mW/ $^\circ\text{C}$

**TEMPERATURE RANGE:**

Operating . . . . .	-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Storage . . . . .	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$

**LEAD TEMPERATURE (During Soldering):**

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)	
from case for 10 seconds max. . . . .	+265 $^\circ\text{C}$

**MAXIMUM VOLTAGE RATINGS at  $T_A = 25^\circ\text{C}$**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 12 is 0 to +10 volts.

TERM- INAL No.	1	2	3	4	5	6	7	8	9	10	11	12
1	*	*	*	*	*	*	*	*	▲ 0 -10/-12	+3 Note 1	*	+10 0
2			*	*	*	*	*	*	*	*	*	+2 -2
3				*	*	*	*	*	*	*	*	+2 -2
4					▲ +18/+25 0	*	*	*	*	*	*	▲ +18/+25 0
5						*	*	*	*	*	*	+3 Note 2
6							▲ 0 -18/+25	*	*	*	*	+3 Note 2
7								*	*	*	*	▲ +18/+25 0
8									Note 3	*	*	Note 3 0
9										+10 0	Note 1 0	+10/+12 0
10											*	+10 0
11												*
12												REF. SUB- STRATE

**MAXIMUM CURRENT RATINGS**

TERM- INAL No.	$I_{IN}$ mA	$I_{OUT}$ mA
1	-	20
2	-	-
3	-	-
4	300	-
5	-	300
6	-	300
7	300	-
8	-	-
9	20	-
10	1	-
11	20	-
12	-	-

Note 1: This voltage is established by the maximum current rating.

Note 2: The emitters of Q<sub>6</sub> and Q<sub>7</sub> may be returned to a negative voltage supply through emitter resistors. Current into terminal No.9 should not be exceeded and the total device dissipation should not be exceeded.

Note 3: Terminal No.8 may be connected to terminals Nos.9, 11, or 12.

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

▲ Higher value is for CA3020A.

ELECTRICAL CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS			LIMITS CA3020			LIMITS CA3020A			UNITS
		CIRCUIT AND PROCEDURE	DC SUPPLY VOLTAGE		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
			FIG.	$V_{CC1}$							
Collector-to-Emitter Breakdown Voltage, $Q_6$ & $Q_7$ at 10 mA	$V_{(BR)CER}$	2a	-	-	18	-	-	25	-	-	V
Collector-to-Emitter Breakdown Voltage, $Q_1$ at 0.1 mA	$V_{(BR)CEO}$	-	-	-	10	-	-	10	-	-	V
Idle Currents, $Q_6$ & $Q_7$	$I_4$ IDLE $I_7$ IDLE	8	9.0	2.0	-	5.5	-	-	5.5	-	mA
Peak Output Currents, $Q_6$ & $Q_7$	$I_4$ PK $I_7$ PK	8	9.0	2.0	140	-	-	180	-	-	mA
Cutoff Currents, $Q_6$ & $Q_7$	$I_4$ CUTOFF $I_7$ CUTOFF	8	9.0	2.0	-	-	1.0	-	-	1.0	mA
Differential Amplifier Current Drain	$I_{CC1}$	8	9.0	9.0	6.3	9.4	12.5	6.3	9.4	12.5	mA
Total Current Drain	$I_{CC1} + I_{CC2}$	8	9.0	9.0	8.0	21.5	35.0	14.0	21.5	30.0	mA
Differential Amplifier Input Terminal Voltages	$V_2$ $V_3$	8	9.0	2.0	-	1.11	-	-	1.11	-	V
Regulator Terminal Voltage	$V_{11}$	8	9.0	2.0	-	2.35	-	-	2.35	-	V
$Q_1$ Cutoff (Leakage) Currents: Collector-to-Emitter	$I_{CEO}$	-	10.0	-	-	-	100	-	-	100	$\mu\text{A}$
Emitter-to-Base	$I_{EBO}$	-	3.0	-	-	-	0.1	-	-	0.1	
Collector-to-Base	$I_{CBO}$	-	3.0	-	-	-	0.1	-	-	0.1	
Forward Current Transfer Ratio, $Q_1$ at 3 mA	$h_{FE1}$	-	6.0	-	30	75	-	30	75	-	
Bandwidth at -3 dB Point	BW	9	6.0	6.0	-	8	-	-	8	-	MHz
Maximum Power Output	$P_{O(MAX)}$	10	6.0	6.0	200	300 <sup>a</sup>	-	200	300 <sup>a</sup>	-	mW
			9.0	9.0	400	550 <sup>a</sup>	-	400	550 <sup>a</sup>	-	
			9.0	12.0	-	-	-	800	1000 <sup>b</sup>	-	
Sensitivity for $P_{OUT} = 400$ mW	$e_{IN}$	10	9.0	9.0	-	35 <sup>a</sup>	55	-	-	-	mV
Sensitivity for $P_{OUT} = 800$ mW	$e_{IN}$	10	9.0	12.0	-	-	-	-	50 <sup>b</sup>	100	mV
Input Resistance--- Terminal 3 to Ground	$R_{IN3}$	11	6.0	6.0	-	1000	-	-	1000	-	$\Omega$
Junction-to-Case Thermal Resistance	$\theta_{J-C}$	-	-	-	-	-	60	-	-	60	$^\circ\text{C/W}$

a  $R_{CC} = 130 \Omega$ b  $R_{CC} = 200 \Omega$






Fig.2

a. Collector-to-emitter breakdown voltage ( $Q_6$  &  $Q_7$ ) circuit




Fig.2

b. Typical audio amplifier circuit utilizing the CA3020 or CA3020A as an audio preamplifier and class B power amplifier


**TYPICAL PERFORMANCE DATA\***

*An External Radiator is Recommended for High Ambient Temperature Operation*

CHARACTERISTICS	SYMBOLS	CA3020	CA3020A	UNITS
Power Supply Voltage	$V_{CC1}$	9.0	9.0	V
	$V_{CC2}$	9.0	12.0	
Zero Signal Current	Diff. Ampl. $I_{CC1}$	15	15	mA
	Output Ampl. $I_{CC2}$	24	24	
Maximum Signal Current	Diff. Ampl. $I_{CC1}$	16	16.6	mA
	Output Ampl. $I_{CC2}$	125	140	
Maximum Power Output at THD = 10%	$P_O$	550	1000	mW
Sensitivity	$e_{IN}$	35	45	mV
Power Gain	$G_P$	75	75	dB
Input Resistance	$R_{IN}$	55	55	k $\Omega$
Efficiency	$\eta$	45	55	%
Signal-to-Noise Ratio	S/N	70	66	dB
THD at 150 mW level		3.1	3.3	%
Test Signal Frequency from 600 $\Omega$ Generator		1000	1000	Hz
Equivalent Collector-to-Collector Load Resistance	$R_{CC}$	130	200	$\Omega$

\* Refer to Figs.8 through 12 for Measurement and Symbol Information.

TYPICAL TRANSFER CHARACTERISTICS



a. Test Setup





Fig. 3

b. Characteristics with  $R_{10}$  shorted out



a. Test Setup





Fig. 4

b. Characteristics with  $R_{10}$  in circuit

"MINIMUM DRIVE" TYPICAL CURRENT-VOLTAGE SATURATION CURVE



a. Test Setup





Fig. 5


b. Characteristic

ZERO SIGNAL AMPLIFIER CURRENT vs DIFFERENTIAL AMPLIFIER SUPPLY VOLTAGE




92CS-15211

a. Test Setup



92CS-15229

b. Differential Amplifier Characteristics




92CS-15231

c. Output Amplifier Characteristics


Fig.6

ZERO SIGNAL AMPLIFIER CURRENT vs AMBIENT TEMPERATURE




92CS-15213

a. Test Setup



92CS-15215

b. Differential Amplifier Characteristics




92CS-15230

c. Output Amplifier Characteristics

Fig.7

STATIC CURRENT AND VOLTAGE TEST CIRCUIT




CURRENTS OR VOLTAGES	S1	S2
I <sub>4</sub> -IDLE	open	open
I <sub>7</sub> -IDLE	open	open
I <sub>4</sub> -PEAK	open	close
I <sub>7</sub> -PEAK	close	open
I <sub>4</sub> -CUTOFF	close	open
I <sub>7</sub> -CUTOFF	open	close

CURRENTS OR VOLTAGES	S1	S2
I <sub>CC1</sub>	open	open
I <sub>CC2</sub>	open	open
V <sub>2</sub>	open	open
V <sub>3</sub>	open	open
V <sub>11</sub>	open	open

Fig.8

MEASUREMENT OF BANDWIDTH AT -3 dB POINTS




PROCEDURES:

1. Apply desired value of  $V_{CC1}$  and  $V_{CC2}$
2. Apply 1 kHz input signal and adjust for  $e_{IN} = 5$  mV (rms)
3. Record the resulting value of  $e_{OUT}$  in dB (reference value)
4. Vary input-signal frequency, keeping  $e_{IN}$  constant at 5 mV, and record frequencies above and below 1 kHz at which  $e_{OUT}$  decreases 3 dB below reference value.
5. Record bandwidth as frequency range between -3 dB points.

Fig.9

MEASUREMENTS OF ZERO-SIGNAL DC CURRENT DRAIN, MAXIMUM-SIGNAL DC CURRENT DRAIN, MAXIMUM POWER OUTPUT, CIRCUIT EFFICIENCY, SENSITIVITY, AND TRANSDUCER POWER GAIN



\* T: Push-Pull Output Transformer; Load Resistance ( $R_L$ ) should be selected to provide indicated collector-to-collector Load Impedance ( $R_{CL}$ )

Maximum-Signal DC Current Drain, Maximum Power Output, Circuit Efficiency, Sensitivity, and Transducer Power Gain

1. Apply desired value of  $V_{CC1}$  and  $V_{CC2}$  and adjust  $e_{IN}$  to the value at which the Total Harmonic Distortion in the output of the amplifier = 10%
2. Record resulting value of  $I_{CC1}$  and  $I_{CC2}$  in mA as Maximum-Signal DC Current Drain
3. Determine resulting amplifier power output in watts and record as Maximum Power Output ( $P_{OUT}$ )
4. Calculate Circuit Efficiency ( $\eta$ ) in % as follows:

$$\eta = 100 \frac{P_{OUT}}{V_{CC1}I_{CC1} + V_{CC2}I_{CC2}}$$

where  $P_{OUT}$  is in watts,  $V_{CC1}$  and  $V_{CC2}$  are in volts, and  $I_{CC1}$  and  $I_{CC2}$  are in amperes.


5. Record value of  $e_{IN}$  in mV (rms) required in Step 1 as Sensitivity ( $e_{IN}$ )
6. Calculate Transducer Power Gain ( $G_p$ ) in dB as follows:

$$G_p = 10 \log_{10} \frac{P_{OUT}}{P_{IN}}$$

$$\text{where } P_{IN} \text{ (in mW)} = \frac{e_{IN}^2}{3000 + R_{IN(10)}}$$

Fig.10

MEASUREMENT OF INPUT RESISTANCE




PROCEDURES:

- Input Resistance Terminal 10 to Ground ( $R_{IN10}$ )
1. Apply desired value of  $V_{CC1}$  and  $V_{CC2}$  and set S in Position 1
  2. Adjust 1-kHz input for desired signal level of measurement
  3. Adjust R for  $e_2 = e_1/2$
  4. Record resulting value of R as  $R_{IN10}$

- Input Resistance Terminal 3 to Ground ( $R_{IN3}$ )
1. Apply desired value of  $V_{CC1}$  and  $V_{CC2}$  set S in Position 2
  2. Adjust 1-kHz input for desired signal level of measurement
  3. Adjust R for  $e_2 = e_1/2$
  4. Record resulting value of R as  $R_{IN3}$

Fig.11

MEASUREMENT OF SIGNAL-TO-NOISE RATIO AND TOTAL HARMONIC DISTORTION



\*T: Push-Pull Output Transformer; Load Resistance ( $R_L$ ) should be selected to provide indicated collector-to-collector Load Impedance ( $R_{CC}$ )

PROCEDURES:

Signal-to-Noise Ratio


1. Close  $S_1$  and  $S_3$ ; open  $S_2$
2. Apply desired values of  $V_{CC1}$  and  $V_{CC2}$
3. Adjust  $e_{IN}$  for an amplifier output of 150mW and record resulting value of  $E_{OUT}$  in dB as  $e_{OUT1}$  (reference value)
4. Open  $S_1$  and record resulting value of  $e_{OUT}$  in dB as  $e_{OUT2}$
5. Signal-to-Noise Ratio (S/N) =  $20 \log_{10} \frac{e_{OUT1}}{e_{OUT2}}$

Total Harmonic Distortion

1. Close  $S_1$  and  $S_2$ ; open  $S_3$
2. Apply desired values of  $V_{CC1}$  and  $V_{CC2}$
3. Adjust  $e_{IN}$  for desired level amplifier output power
4. Record Total Harmonic Distortion (THD) in %

Fig.12

DIMENSIONAL OUTLINE 12-LEAD TO-5 JEDEC M0-006-AG



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230	0	2	5.84	TP
A1	0	0		0	0
A2	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB1	0	0		0	0
φB2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α				30° TP	
N	12			6	12
N1	1			5	1

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L1 and L2. φB2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
4. Measure from Max. φD.
5. N1 is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits

CA3021  
CA3022  
CA3023

## Low-Power Video and Wideband Amplifiers

Monolithic Silicon

RCA-CA3021, CA3022, and CA3023 are low-power integrated-circuit wideband amplifiers with a wide range of applications in industrial, military, and commercial communications equipment. Each consists of a multistage amplifier circuit and unconnected diodes on a single chip, hermetically sealed in a 12-lead TO-5 package. The diodes may be connected to provide limiting in FM applications.

The CA3021, CA3022, and CA3023 have the same maximum ratings, and differ principally in dissipation (dc power requirements) and bandwidth capability. All three devices are designed for operation over the temperature range from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .



### HIGHLIGHTS

- Low DC Power Drain:
 

$P_D$	}	CA3021 = 4 mW typ.	} at $V_{CC}$	
		CA3022 = 12.5 mW typ.		= 6 V
		CA3023 = 35 mW typ.		
- Excellent frequency response:
 


-3 dB BW	}	CA3021 = 2.4 MHz typ.
		CA3022 = 7.5 MHz typ.
		CA3023 = 16 MHz typ.
- High Voltage Gain:
 

A	}	CA3021 = 56 dB typ. at 0.5 MHz
		CA3022 = 57 dB typ. at 2.5 MHz
		CA3023 = 53 dB typ. at 5 MHz
- Wide AGC Range: 33 dB typ.
- Only one power supply (4.5 to 12 V) required
- Hermetically Sealed 12-Lead TO-5-style package
- Operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

### APPLICATIONS

- Gain-Controlled Linear Amplifiers
- AM/FM IF Amplifiers • Video Amplifiers • Limiters

SCHEMATIC DIAGRAM FOR CA3021, CA3022, AND CA3023



92CS-H416R2

**ABSOLUTE-MAXIMUM RATINGS:**

OPERATING-TEMPERATURE RANGE .....	-55°C to +125°C	
STORAGE-TEMPERATURE RANGE .....	-65°C to +150°C	
LEAD TEMPERATURE (During Soldering):		
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)		
from case for 10 seconds max. ....	+265°C	
DEVICE DISSIPATION, P <sub>T</sub> .....	120 max.	mW
INPUT-SIGNAL VOLTAGE .....	-3, +3 max.	V
DC VOLTAGES AND CURRENTS .....	See Table Below	

TERMINAL	VOLTAGE OR CURRENT LIMITS		CIRCUIT CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	CONDITIONS
1	-3V	+3V	1	Connected to Voltage Source through 100Ω Resistor
			5	+12V
			10, 11, 12	Ground
2	-3V	+12V	5	+12V
			10, 11, 12	Ground
3	0V	+12V	5	+12V
			10, 11, 12	Ground
4	-12V 10 max. mA	+12V	6, 11	Ground
			5	0V
6	-12V 10 max. mA	+12V		


TERMINAL	VOLTAGE OR CURRENT LIMITS		CIRCUIT CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	CONDITIONS
7	0V	+12V	5	+12V
			10, 11, 12	Ground
8	20 max. mA		5	+12V
			10, 11, 12	Ground
9	-0.5V	+3V	5	+12V
			10, 11, 12	Ground
10	0V	+4V	2,5	+12V
			11	Ground
11	-6V	+12V	2	Ground
			5	+12V
12	0V	+4V	2,5	+12V
			11	Ground

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = +6\text{V}$ , unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS			LIMITS									TYPICAL CHARACTERISTIC CURVE		
		TEST SETUP AND PROCEDURE	FEEDBACK RESISTANCE ( $R_{\beta}$ ) BETWEEN TERMINALS 3 AND 7	FREQUENCY f	CA3021 (TA5219)			CA3022 (TA5236)			CA3023 (TA5218)				UNITS	
					Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.			Fig.
Device Dissipation	$P_T$	2	$\infty$	-	1	4	8	-	-	-	-	-	-	mW	3a,d	
			$\infty$	-	-	-	-	5	12.5	24	-	-	-	-	mW	3b,d
			$\infty$	-	-	-	-	-	-	-	24	35	48	-	mW	3c,d
Quiescent Output Voltage	$V_o$	2	39k	-	-	2.2	-	-	-	-	-	-	-	V	-	
			10k	-	-	-	-	-	1.9	-	-	-	-	-	V	-
			4.7k	-	-	-	-	-	-	-	-	1.3	-	-	V	-
AGC Source Current	$I_{AGC}$	4	$V_{AGC} = +6\text{V}$		-	0.8	-	-	0.8	-	-	0.8	-	mA	-	
Voltage Gain	A	5	560k	0.5	50	56	-	-	-	-	-	-	-	dB	6a	
			39k	0.8	40	46	-	-	-	-	-	-	-	dB	6a,d	
			39k	2.5	-	-	-	50	57	-	-	-	-	dB	6b	
			10k	3	-	-	-	40	44	-	-	-	-	dB	6b,d	
			18k	5	-	-	-	-	-	-	50	53	-	dB	6c	
Bandwidth at -3 dB Point	BW	5	39k	-	0.8	2.4	-	-	-	-	-	-	-	MHz	6a	
			10k	-	-	-	-	3	7.5	-	-	-	-	MHz	6b	
			4.7k	-	-	-	-	-	-	-	10	16	-	MHz	6c	
Input-Impedance Components	Input Resistance	$R_{IN}$	7	39k	1	-	4000	-	-	-	-	-	-	$\Omega$	-	
				10k	5	-	-	-	-	1300	-	-	-	-	$\Omega$	-
				4.7k	10	-	-	-	-	-	-	-	300	-	$\Omega$	-
	Input Capacitance	$C_{IN}$	7	39k	1	-	11	-	-	-	-	-	-	pF	-	
				10k	5	-	-	-	-	18	-	-	-	-	pF	-
				4.7k	10	-	-	-	-	-	-	-	13	-	pF	-
Output Resistance	$R_{OUT}$	8	39k	1	-	300	-	-	-	-	-	-	$\Omega$	-		
			10k	5	-	-	-	-	120	-	-	-	-	$\Omega$	-	
			4.7k	10	-	-	-	-	-	-	-	100	-	$\Omega$	-	
Noise Figure	NF	9	39k	1	-	4.2	8.5	-	-	-	-	-	-	dB	-	
			10k	1	-	-	-	-	4.4	8.5	-	-	-	-	dB	-
			4.7k	1	-	-	-	-	-	-	-	6.5	8.5	-	dB	-
AGC Range	AGC	10	-	1	-	33	-	-	-	-	-	-	-	dB	-	
			-	5	-	-	-	-	33	-	-	-	-	dB	-	
			-	10	-	-	-	-	-	-	-	33	-	dB	-	
Maximum Output Voltage (RMS Value)	$V_{out}$	5	39k	1	-	0.6	-	-	-	-	-	-	-	$V_{(rms)}$	-	
			10k	5	-	-	-	-	0.7	-	-	-	-	$V_{(rms)}$	-	
			4.7k	10	-	-	-	-	-	-	-	0.5	-	$V_{(rms)}$	-	



TEST SETUP FOR MEASUREMENT OF DEVICE DISSIPATION AND QUIESCENT OUTPUT VOLTAGE




92CS-14434

$$P_T = V_{CC} (I)$$

Fig. 2


DEVICE DISSIPATION VS DC SUPPLY VOLTAGE FOR CA3021



92CS-14386

Fig. 3(a)


DEVICE DISSIPATION VS DC SUPPLY VOLTAGE FOR CA3022



92CS-14387

Fig. 3(b)


DEVICE DISSIPATION VS DC SUPPLY VOLTAGE FOR CA3023



92CS-14389

Fig. 3(c)


DEVICE DISSIPATION VS TEMPERATURE FOR CA3021, CA3022, AND CA3023



92CS-14388

Fig. 3(d)

TEST SETUP FOR MEASUREMENT OF AGC SOURCE CURRENT




92CS-14433

I<sub>AGC</sub> IS THE CURRENT FLOWING INTO TERMINAL 2.

Fig. 4

**TEST SETUP FOR MEASUREMENTS OF VOLTAGE-GAIN, -3dB BANDWIDTH, AND MAXIMUM OUTPUT VOLTAGE**



92CS-14430

**PROCEDURES**

**Voltage Gain:**

(a) Set  $e_{in} = 0.5$  mV at frequency specified, read  $e_{out}$  Voltage Gain

$$(A) = 20 \text{ Log } 10 \frac{e_{out}}{e_{in}}$$


**Bandwidth:**

(a) Set  $e_{out}$  to a convenient reference voltage at  $f = 100$  kHz and record corresponding value of  $e_{in}$ .

(b) Increase the frequency, keeping  $e_{in}$  constant until  $e_{out}$  drops 3-dB. Record Bandwidth.

Fig. 5


**VOLTAGE GAIN VS FREQUENCY FOR CA3022**



92CS-14429


Fig. 6(b)

**VOLTAGE GAIN VS FREQUENCY FOR CA3023**



92CS-14427

Fig. 6(c)




92CS-14420

Fig. 6(d)

**VOLTAGE GAIN VS TEMPERATURE FOR CA3021, CA3022, AND CA3023**


TEST SETUP FOR MEASUREMENT OF INPUT-IMPEDANCE COMPONENTS



\*  $e_{in} \leq 10 \text{ mV}$

Fig. 7


TEST SETUP FOR MEASUREMENT OF OUTPUT RESISTANCE



\*  $e_{in} \leq 10 \text{ mV}$

Fig. 8


TEST SETUP FOR MEASUREMENT OF NOISE FIGURE



CA3021 -  $R_{\beta} = 39 \text{ k}\Omega$   
 CA3022 -  $R_{\beta} = 10 \text{ k}\Omega$   
 CA3023 -  $R_{\beta} = 4.7 \text{ k}\Omega$

Fig. 9

TEST SETUP FOR MEASUREMENT OF AGC RANGE




$$\text{AGC RANGE} = 20 \log_{10} \frac{A \text{ WITH } S \text{ IN POSITION 1}}{A \text{ WITH } S \text{ IN POSITION 2}}$$

(A = VOLTAGE GAIN)

	f
	MHz
CA3021	1
CA3022	5
CA3023	10

Fig. 10

DIMENSIONAL OUTLINE  
12-LEAD TO-5 JEDEC M0-006-AG



92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A1	0	0		0	0
A2	0.165	0.185		4.19	4.70
$\phi$ B	0.016	0.019	3	0.407	0.482
$\phi$ B1	0	0		0	0
$\phi$ B2	0.016	0.021	3	0.407	0.533
$\phi$ D	0.335	0.370		8.51	9.39
$\phi$ D1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
J	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
$\alpha$	30° TP			30° TP	
N	12		6	12	
N1	1		5	1	

NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- $\phi$ B applies between L1 and L2.  $\phi$ B2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
- Measure from Max.  $\phi$ D.
- N1 is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.

The RCA CA3040 is a monolithic silicon integrated circuit designed to meet the requirements of a wide variety of applications requiring high gain and wide bandwidth. The cascode-connected differential amplifier achieves a double-ended gain of 37 dB with a typical 3 dB bandwidth of 55 MHz. Emitter-Follower input and output stages provide the desirable high input impedance and low output impedance for coupling to other circuits.

The CA3040 includes two biasing options, allowing the user to optimize his design over the entire military temperature range of -55 to +125°C. **Bias Mode A** yields a substantially constant voltage at the output terminals for applications using DC coupling to succeeding stages or requiring maximum dynamic range over the temperature range. DC output voltage varies less than 0.1 volt (typically) over the entire temperature range while gain varies  $\pm 2$  dB. **Bias Mode B** provides extremely stable gain over the temperature range. Gain variation is 0 dB (typically) in this Bias Mode. DC variation is  $\pm 0.8$  volt.

Provisions are also made for stabilizing the operating point for either single or split power supplies.

### VIDEO and WIDE-BAND AMPLIFIER

For Industrial and  
Commercial Equipment at  
Frequencies up to 200 MHz




12-Lead TO-5

#### FEATURES

- High Differential Push-Pull Voltage Gain ..... 37 dB typ.
- Single-Ended Voltage Gain ..... 31 dB typ.
- Wide (3dB) Bandwidth ..... 55 MHz typ.
- Balanced Input and Output
- High Input Resistance ..... 150 k $\Omega$  typ.
- Low Output Resistance ..... 125  $\Omega$  typ.
- Bias Options for Temperature Compensation:
  - Bias Mode A: "Constant" Voltage
  - Bias Mode B: "Constant" Gain

#### APPLICATIONS

- Video Amplifier
- Modulator
- Mixer
- Schmitt Trigger
- IF Amplifier
- DC Amplifier
- Sense Amplifier



ALL RESISTANCE VALUES IN K $\Omega$ 'S.

92LS-2832

Fig. 1 - Schematic Diagram for CA3040

**ABSOLUTE-MAXIMUM RATINGS**

DISSIPATION \* . . . . . 450 mW  
 Derating factor for  $T_A > 85^\circ\text{C}$ . . . . . 5 mW/ $^\circ\text{C}$   
 TEMPERATURE RANGE:  
 Operating . . . . .  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$   
 Storage . . . . .  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

**LEAD TEMPERATURE (During Soldering):**

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ )  
 from case for 10 seconds max. . . . .  $+265^\circ\text{C}$

\* Limitation imposed by the thermal resistance of package.

**MAXIMUM VOLTAGE RATINGS at  $T_A = 25^\circ\text{C}$**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 2 with respect to terminal 11 is 0 to +14 volts.

TERMINAL No.	1	2	3	4	5 <sup>▲</sup>	6	7	8	9	10	11 <sup>▲</sup>	12
1		0 -14	*	*	+14 0	*	+10 -10	*	*	*	+14 0	*
2			*	+14 0	+14 0	+14 0	*	*	*	+14 0	+14 0	+14 0
3				*	+5 -3	*	*	*	*	*	+5 -3	*
4					*	+3 -3	*	*	*	*	*	*
5 <sup>▲</sup>						*	+10 -3	*	+3 -7	*	0 Note 1	*
6							*	*	*	*	*	*
7								*	*	*	+10 -3	*
8									+3 -3	*	*	*
9										*	+7 -3	*
10											*	*
11 <sup>▲</sup>												*
12												

**MAXIMUM CURRENT RATINGS**

TERMINAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
1	5	5
2	-	-
3	5	5
4	1	0.1
5	-	-
6	1	0.1
7	5	5
8	5	5
9	1	0.1
10	-	10
11	-	-
12	-	10

<sup>▲</sup> Reference Substrate

Note 1: External connection required for proper operation.

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

ELECTRICAL CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$  Unless Otherwise Specified

Characteristics	Symbols	Test Circuits	Special Test Conditions	Limits			Units	Typical Characteristics Curves
				CA3040				
				Fig.	Min.	Typ.		Max.
STATIC CHARACTERISTICS $V_{CC} = +6\text{V}$ , $V_{EE} = -6\text{V}$								
Output Voltage	$V_{10}$ or $V_{12}$	2(a) 2(b)	Bias Mode A or B: Switch Closed	1.4	2.7	3.7	V	9
Base Bias Voltage	$V_9$	2(a)	Bias Mode A Switch Closed	-	-1.7	-	V	-
		2(b)	Bias Mode B Switch Closed	-	-1.7	-	V	-
Input Bias Reference Voltage	$V_1$	2(a) 2(b)	Bias Mode A or B: Switch Open	-1	-	+1	V	9
Input Bias Current	$I_4$ , $I_6$	2(a) 2(b)	Bias Mode A or B: Switch Closed	-	15	45	$\mu\text{A}$	-
Input Unbalance Current	$ I_6 - I_4 $	2(a) 2(b)	Bias Mode A or B: Switch Closed	-	-	6	$\mu\text{A}$	-
Power Supply Current Drain	$I_2$ or $I_5 + I_{11}$	2(a)	Mode A Switch open or closed	4.7	8.5	15.5	mA	10
	$I_2$ or $I_5 + I_8 + I_{11}$	2(b)	Mode B Switch open or closed					
DYNAMIC CHARACTERISTICS $V_{CC} = +12\text{V}$ , $V_{EE} = 0$ , Split Voltage Supply (Optional) = +6V								
Differential Voltage Gain								-
Single-Ended Input Differential Output	$A_{\text{DIFF(DE)}}$	3(a)	$f = 1\text{ MHz}$ $R_S = 50\ \Omega$	34	37	-	dB	-
Single-Ended Input and Output	$A_{\text{DIFF(SE)}}$	3(a)	$f = 1\text{ MHz}$ $R_S = 50\ \Omega$	28	31	-	dB	4,5
-3 dB Bandwidth	BW	3(a)	$R_S = 50\ \Omega$	40	55	-	MHz	4,7
Differential Voltage Gain Balance	$A_{\text{DIFF(SE)10}}$ $-A_{\text{DIFF(SE)12}}$	3(a)	$f = 1\text{ MHz}$	-1	0	+1	dB	-
Output Voltage Swing	$V_8$ or $V_{10}$ RMS	3(a)	$f = 1\text{ MHz}$ $R_S = 50\ \Omega$	-	0.5	-	V <sub>RMS</sub>	7
Noise Figure	NF	3(a)	(Note 1) $f = 30\text{ MHz}$ $R_S = 400\ \Omega$	-	7.5	9	dB	8
Parallel Input Resistance	$R_i$	3(a)	$f = 1\text{ MHz}$	-	150	-	$\text{k}\Omega$	-
Parallel Input Capacitance	$C_i$	3(a)		-	2.2	-	pF	-
Output Resistance	$R_o$	3(a)		-	125	-	$\Omega$	-
TEMPERATURE DEPENDENT CHARACTERISTICS Temperature coefficients for ambient temperature: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$								
Output Voltage	$\frac{\Delta V_{10} \text{ or } \Delta V_{12}}{^\circ\text{C}}$	3(a)	Bias Mode A	-	0	-	mV/ $^\circ\text{C}$	9
		3(b)	Bias Mode B	-	6.4	-	mV/ $^\circ\text{C}$	
Power Supply Current Drain	$\Delta I_2 / ^\circ\text{C}$	3(a)	Bias Mode A	-	5	-	$\mu\text{A}/^\circ\text{C}$	11
Differential Voltage Gain	$A_{\text{DIFF}} / ^\circ\text{C}$	3(a)	Bias Mode A	-	0.0166	-	dB/ $^\circ\text{C}$	12
		3(b)	Bias Mode B	-	0	-	dB/ $^\circ\text{C}$	

Note 1: Replace 1-k $\Omega$  resistors between Term. 1 and 4 and Term. 1 and 6 with suitable chokes so that reactance at 30 MHz exceeds 5k $\Omega$ .

STATIC CHARACTERISTICS TEST CIRCUITS FOR CA3040




Fig.2(a) - Bias Mode A






Fig.2(b) - Bias Mode B

DYNAMIC CHARACTERISTICS TEST CIRCUITS FOR CA3040



\* VARIABLE CAPACITANCE (0.5 - 1.0  $\mu$ F) ADJUSTMENT FOR EQUAL 3dB BANDWIDTH AT AMPLIFIER OUTPUTS, TERMINALS 10 AND 12.  
ALL RESISTORS IN OHMS.  
ALL CAPACITORS IN MICROFARADS (UNLESS OTHERWISE INDICATED).  
BIAS MODE A IS AS DEFINED IN FIG. 2 (a)

Fig.3(a) - Bias Mode A



\* SEE FIG 3(a)  
BIAS MODE B IS AS DEFINED IN FIG. 2(b)  
ALL RESISTORS IN OHMS.  
ALL CAPACITORS IN MICROFARADS (UNLESS OTHERWISE INDICATED).

Fig.3(b) - Bias Mode B




Fig.4 - Differential Voltage Gain vs Frequency




Fig.5 - Differential Voltage Gain vs DC Supply Voltages

**OPERATING CONSIDERATIONS**

**General**

The CA3040 is designed to provide flexibility in the selection of power supply configurations and to provide the circuit designer the choice between two modes of temperature-compensated performance. Mode A, which provides constant DC output voltage, is recommended for most applications. The control of the operating point provided by this mode maintains the dynamic range of the device while gain variation over most of the range is less than  $\pm 1$  dB. Mode B provides constant gain for applications where this consideration is critical, but will exhibit a reduction of dynamic range at the temperature extremes.

**Power Supply Considerations**

Figures 2 and 3 illustrate the use of the CA3040 with balanced dual supplies and single power supplies, respectively. Both figures demonstrate that the inputs may be directly referenced to the center point of the supply (ground in Fig.2) by closing the included switch. This is the natural connection in Fig.2. This connection is optional, however, and need not be made. Use of this connection in Fig.3 implies the presence of another DC supply or a "stiff" bleeder. If such a source is present its use is suggested in order to maintain maximum common mode range. Dynamic performance and dynamic range of the output circuit are unaffected by the choice of biasing scheme used so that in most cases direct connection of Terminal No.1 to the center point of the supply is not required. Where direct connection is not used, Terminals No.4 and No.6 must be biased from Terminal No.1 for proper operation.

**High-Frequency Considerations**

Stable high-frequency operation requires that proper high-frequency construction techniques be followed. The photograph of Fig.6 illustrates the precautions taken in the construction of the test circuit of Fig.3.

Extreme caution is required because of the extended gain bandwidth capability of the device. Oscillations have been observed in the 400-to-800 MHz range when

precautions were not taken. In addition to normal considerations of shielding, parts layout, and isolation, the following specific suggestions are made:

1. Use sockets only when necessary. Sockets, when used, must provide shielding within the pin circle. The socket shown in the chassis of Fig.6 is a Barnes MG-1201, or equivalent, modified by drilling a 1/8" hole in the center and inserting a grounded brass pin.
2. Do not bypass Terminal No.9 in normal operation. Fig.3 shows the use of neutralization between Terminal No.9 and one output to balance the amplifier at high frequencies. Experience shows that stable operation, while possible, is difficult to achieve if Terminal No.9 is bypassed to ground.
3. In DC testing, 1 k $\Omega$ , 1/4 W carbon resistors should be soldered directly to the socket Terminals No.4 and No.6 to suppress parasitic oscillations. All current carrying connections are made at the other end of the resistors. Direct sensing of Terminal No.4 or No.6 voltage should not be attempted.




Fig.6 - Test Circuit Layout




Fig.7 - 3 dB Bandwidth vs Single-Ended Output Voltage




Fig.8 - Noise Figure (NF) vs Source Impedance






Fig.9 - Output Volts or Input Bias Reference Volts vs Ambient Temperature




Fig.10 - Collector Supply Current Drain ( $I_2$ ) vs Collector Supply Voltage ( $V_{CC}$ )




Fig.11 - Collector Supply Current Drain ( $I_2$ ) vs Ambient Temperature





Fig.12 - Single-Ended Differential Voltage Gain vs Ambient Temperature



**DIMENSIONAL OUTLINE  
12-LEAD TO-5 JEDEC M0-006-AG**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0	0.230	2	5.84	TP
A <sub>1</sub>	0.165	0.185		4.19	4.70
A <sub>2</sub>	0.016	0.019	3	0.407	0.482
φB	0	0		0	0
φB <sub>1</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034	4	0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Out lines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. φD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits

## CA3000

### DC Amplifier

Monolithic Silicon

- Designed for use in Communication, Telemetry, Instrumentation, and Data-Processing Equipment
- Balanced differential-amplifier configuration with controlled constant-current source to provide outstanding versatility
- Built-in temperature stability for operation from -55°C to +125°C
- Companion Application Note, ICAN 5030 "Applications of RCA CA3000 Integrated Circuit DC Amplifier" covers characteristics of different operating modes, frequency considerations, 10 MHz narrow band tuned amplifier design, crystal oscillator design, and many other application aids



#### HIGHLIGHTS

- Input Impedance . . . . . 195 K $\Omega$  typ.
- Voltage Gain . . . . . 30 dB typ.
- Common-Mode Rejection Ratio . . . . . 98 dB typ.
- Input Offset Voltage . . . . . 1.4 mV typ.
- Push-Pull Input and Output
- Frequency Capability  
DC to 30 MHz (with external C and R)
- Wide AGC Range . . . . . 90 dB typ.

#### APPLICATIONS

- Schmitt Trigger
- RC-Coupled Feedback Amplifier
- Mixer
- Comparator
- Modulator
- Crystal Oscillator
- Sense Amplifier




Fig. 1 SCHEMATIC DIAGRAM

Resistance values are in ohms

92CS-12979R2

**ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at  $T_{FA} = 25^{\circ}C$**

Indicated voltage limits for each terminal can be used under specified voltage conditions for other terminals

All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-2	+2	2	0
			3	-6
			6	0
			9	+6
2	-8	0	1	0
			3	-8
			6	0
			9	+6
3	-10	0	1	0
			2	0
			6	0
			9	+6
4	-8	0	1	0
			2	0
			6	0
			9	+6
5	-6	0	1	0
			2	0
			3	-6
			6	0
			9	+6

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
6	-2	+2	1	0
			2	0
			3	-6
			9	+6
7	NO CONNECTION			
8	0	+6	1	0
			2	0
			3	-6
			6	0
9	0	+10	1	0
			2	0
			3	-6
			6	0
10	0	+6	1	0
			2	0
			3	-6
			6	0
CASE	Internally Connected to Terminal No.3 (Substrate) DO NOT GROUND			

OPERATING-TEMPERATURE RANGE .....  $-55^{\circ}C$  to  $+125^{\circ}C$   
 STORAGE-TEMPERATURE RANGE .....  $-65^{\circ}C$  to  $+150^{\circ}C$   
 LEAD TEMPERATURE (During Soldering):  
 At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$ mm)  
 from case for 10 seconds max. ....  $+265^{\circ}C$   
 MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE .....  $\pm 4$  V  
 MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE .....  $\pm 2$  V  
 MAXIMUM DEVICE DISSIPATION:  
 From  $-55^{\circ}C$  to  $85^{\circ}C$  ..... 450  
 Above  $85^{\circ}C$  ..... Derate  $5$  mW/ $^{\circ}C$

**STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3000**

INPUT OFFSET VOLTAGE AND CURRENT vs TEMPERATURE




Fig. 2

92CS-13299

INPUT BIAS CURRENT vs TEMPERATURE




Fig. 3

92CS-13296

**ELECTRICAL CHARACTERISTICS**, at  $T_{FA} = 25^{\circ}C$ ,  $V_{CC} = +6V$ ,  $V_{EE} = -6V$ , unless otherwise specified

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS Terminals No.4 & No.5 Not Connected Unless Specified	TEST CIRCUITS		LIMITS				TYPICAL CHARAC- TERISTICS CURVES
			Fig.	Min.	Typ.	Max.	Units		
								TYPE CA3000	
<b>STATIC CHARACTERISTICS</b>									
Input Offset Voltage	$V_{IO}$			-	1.4	5	mV	2	
Input Offset Current	$I_{IO}$			-	1.2	10	$\mu A$	2	
Input Bias Current	$I_{IB}$			-	23	36	$\mu A$	3	
Quiescent Operating Voltage	$V_8$ or $V_{IO}$	TERMINALS							
		4	5						
		NC	NC	-	2.6	-	V	4	
		NC	VEE	-	4.2	-	V	4	
		VEE	NC	-	-1.5	-	V	4	
		VEE	VEE	-	0.6	-	V	4	
Device Dissipation	$P_D$	NC	NC	-	30	-	mW	NONE	
<b>DYNAMIC CHARACTERISTICS</b>									
Differential Voltage Gain Single-Ended Input	$A_{DIFF}$	Single-Ended Output $f = 1$ kHz	9	28	32	-	dB	5	
		Double-Ended Output $f = 1$ kHz	9	-	38	-	dB	5	
Bandwidth at -3 dB Point	BW	$V_I = 10$ mV, $R_S = 1$ k $\Omega$		-	650	-	kHz	7	
Maximum Output Voltage Swing	$V_{OUT(P-P)}$	$f = 1$ kHz	9	-	6.4	-	V(P-P)	NONE	
Common-Mode Rejection Ratio	CMRR	$f = 1$ kHz	13	70	98	-	dB	8	
Single-Ended Input Impedance	$Z_{IN}$	$f = 1$ kHz	15	70K	195K	-	$\Omega$	10	
Single-Ended Output Impedance	$Z_{OUT}$	$f = 1$ kHz	17	5.5K	8K	10.5K	$\Omega$	12	
Total Harmonic Distortion	THD	$R_S = 1$ k $\Omega$ $f = 1$ kHz $V_O = 42V_{P-P}$		-	0.2	5	%	14	
AGC Range (Maximum Voltage Gain to Complete Cutoff)	AGC	$f = 1$ kHz	20	80	90	-	dB	NONE	

**STATIC CHARACTERISTICS AND TEST CIRCUIT FOR TYPE CA3000**

**QUIESCENT OPERATING VOLTAGE vs TEMPERATURE**




Fig.4

92CS-13394

DYNAMIC CHARACTERISTICS AND TEST CIRCUIT FOR TYPE CA3000

DIFFERENTIAL VOLTAGE GAIN vs TEMPERATURE




Fig. 5

DIFFERENTIAL VOLTAGE GAIN AND MAXIMUM OUTPUT VOLTAGE SWING TEST CIRCUIT




Fig. 6

BANDWIDTH AT -3 dB POINT vs TEMPERATURE




Fig. 7

COMMON-MODE REJECTION RATIO vs TEMPERATURE





Fig. 8

DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3000

COMMON-MODE REJECTION RATIO TEST CIRCUIT




$$\text{COMMON-MODE REJECTION RATIO (CMR)} = 20 \log \frac{(A^*)(2)(0.3)}{E_d(\text{RMS})}$$

\*A - SINGLE-ENDED VOLTAGE GAIN AS MEASURED IN CIRCUIT SHOWN IN FIG. 6B

92CS-12983R2

Fig. 9


SINGLE-ENDED INPUT IMPEDANCE vs TEMPERATURE



92CS-13298

Fig. 10

SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT




$$Z_{IN} = \frac{20 \times 10^3}{\frac{V_A}{V_B} - 1}$$

92CS-13496R1

Fig. 11

SINGLE-ENDED OUTPUT IMPEDANCE vs TEMPERATURE



92CS-13301

Fig. 12

## DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3000

### SINGLE-ENDED OUTPUT IMPEDANCE TEST CIRCUIT






Fig. 13

### TOTAL HARMONIC DISTORTION vs TEMPERATURE



92CS-13495

### DIMENSIONAL OUTLINE FOR CA3000 10-LEAD TO-5 JEDEC M0-006-AF




92CS-15835

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230 TP		2	5.84 TP	
A1	0	0		0	0
A2	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB1	0	0		0	0
φB2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	360 TP			360 TP	
N	10		6	10	
N1	1		5	1	

**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L1 and L2. φB2 applies between L2 and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L1 and beyond 0.500" (12.70 mm).
4. Measure from Max. φD.
5. N1 is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.

### AGC RANGE TEST CIRCUIT



92CS-13449R1

Fig. 15

### Video and Wide-band Amplifier

Monolithic Silicon

- Designed for use in Video Systems and Communication Equipment
- Balanced differential amplifier configuration with controlled constant-current source provides outstanding versatility
- Built-in temperature stability for operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Emitter follower input & output
- Companion Application Note ICAN5038 "Application of the RCA-CA3001 Integrated-Circuit Video Amplifier", covers different operating modes, gain control, distortion, swing capability, 3 stage amplifier design, and a Schmitt trigger study.




#### APPLICATIONS

- Schmitt Trigger
- Mixer
- Modulator
- DC, IF, & Video Amplifier

#### HIGHLIGHTS

- Push-Pull Input & Output
- AGC Range . . . . . 60 dB typ.
- Bandwidth . . . . . 29 MHz
- Input Resistance . . . . .  $150\text{ k}\Omega$  typ.
- Output Resistance . . . . .  $45\ \Omega$  typ.
- Voltage Gain . . . . . 19 dB typ.
- Input Offset Voltage . . . . . 1.5 mV typ.



\* Internal Connection — DO NOT USE

Fig. 1 - Schematic Diagram.

92CM-1357(1)



**ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS at  $T_A = 25^\circ\text{C}$** 

Indicated voltage or current limits for each terminal can be applied under the specified conditions for other terminals.  
All Voltages are with respect to ground (common terminal of Positive and Negative DC Supplies).

TERMINAL	VOLTAGE OR CURRENT LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-2.5	+2.5	2, 6 3, 10 9	0 -6 +6
2	-8.5	0	1, 6 3, 10 9	0 -8.5 +6
3	-10	0	1, 2, 6 9 10	0 +6 -6
4	-8.5	0	1, 2, 6 9 10	0 +6 -6
5	-6	0	1, 2, 6 3, 10 9	0 -6 +6
6	-2.5	+2.5	1, 2 3, 10 9	0 -6 +6
7	INTERNAL CONNECTION DO NOT USE			

TERMINAL	VOLTAGE OR CURRENT LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
8	25 mA		1, 2, 6, 10 3 9	0 -6 +6
			200- $\Omega$ RESISTOR CONNECTED BETWEEN TERMINALS No.8 & No.10	
9	0	+10	1, 2, 6, 10 3	0 -6
10	-10	0	1, 2, 6 3 9	0 -6 +6
11	25 mA		1, 2, 6, 10 3 9	0 -6 +6
			200- $\Omega$ RESISTOR CONNECTED BETWEEN TERMINALS No.10&No.11	
12	INTERNAL CONNECTION DO NOT USE			
CASE	INTERNALLY CONNECTED TO TERMINAL No.3 (SUBSTRATE) DO NOT GROUND			

OPERATING TEMPERATURE RANGE .....  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$

STORAGE TEMPERATURE RANGE .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

## LEAD TEMPERATURE (During Soldering):

At distance,  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ )

from case for 10 seconds max. ....  $+265^\circ\text{C}$

MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE .....  $\pm 4\text{ V}$

MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE .....  $\pm 2.5\text{ V}$

## MAXIMUM DEVICE DISSIPATION:

$-55$  to  $85^\circ\text{C}$  ..... 450 mW

Above  $85^\circ\text{C}$  ..... Derate linearly  $5\text{ mW}/^\circ\text{C}$

ELECTRICAL CHARACTERISTICS, AT  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = +6\text{V}$ ,  $V_{EE} = -6\text{V}$

CHARACTERISTICS (See Page 2 for Definitions of Terms)	SYMBOLS	SPECIAL TEST CONDITIONS Terminals No.4 and No.5 Not Connected Unless Specified	LIMITS					TYPICAL CHARAC- TERISTICS CURVES	
			TEST CIRCUITS	TYPE CA3001					
				Fig.	Min.	Typ.	Max.		Units
STATIC CHARACTERISTICS:									
Input Offset Voltage	$V_{IO}$		4	-	1.5	-	mV	2	
Input Offset Current	$I_{IO}$		5	-	1	10	$\mu\text{A}$	2	
Input Bias Current	$I_I$		5	-	16	36	$\mu\text{A}$	3	
Output Offset Voltage	$V_{OO}$	$R_S = 1\text{ k}\Omega$		-	54	300	mV	6	
Quiescent Operating Voltage	$V_8$ OR $V_{11}$	TERMINALS							
		MODE	4	5					
		A	NC	NC	3.8	4.4	5	V	7
		B	NC	$V_{EE}$	-	4.8	-	V	7
		C	$V_{EE}$	NC	-	2.7	-	V	7
Device Dissipation	$P_D$	A	NC	NC	60	78	120	mW	8
		B	NC	$V_{EE}$	-	71	-	mW	8
		C	$V_{EE}$	NC	-	110	-	mW	8
		D	$V_{EE}$	$V_{EE}$	-	86	-	mW	8
DYNAMIC CHARACTERISTICS:									
Differential Voltage Gain (Single-ended input and output)	$A_{DIFF}$	$f = 1.75\text{ MHz}$ $f = 20\text{ MHz}$	16 10	19 14	-	-	dB dB	9 A, 9 B 9 B	
Bandwidth at -3 dB Point	BW	$R_S = 50\Omega$	16	29	-	-	MHz	NONE	
Maximum Output Voltage Swing	$V_{OUT(P-P)}$	$R_S = 50\Omega$ , $f = 1.75\text{ MHz}$	-	5	-	-	$V_{P-P}$	NONE	
Noise Figure	NF	$f = 1.75\text{ MHz}$ , $R_S = 1\text{ k}\Omega$	14	-	5	8	dB	10	
		$f = 11.7\text{ MHz}$ , $R_S = 1\text{ k}\Omega$	14	-	7.7	-	dB	10	
Common-Mode Rejection Ratio	CMRR	$f = 1\text{ KHz}$	16	70	88	-	dB	12	
Input Impedance Components:									
Parallel Input Resistance	$R_{IN}$	$f = 1.75\text{ MHz}$	50	140	-	-	$\text{K}\Omega$	14	
Parallel Input Capacitance	$C_{IN}$	$f = 1.75\text{ MHz}$	-	3.4	7	-	pF	14	
Output Resistance	$R_{OUT}$	$f = 1.75\text{ MHz}$	-	45	70	-	$\Omega$	NONE	
AGC Range (Maximum voltage gain to complete cutoff)	AGC	$f = 1.75\text{ MHz}$	19	55	60	-	dB	NONE	

TYPICAL STATIC CHARACTERISTICS




Fig. 2 - Input offset voltage and current vs. temperature.






Fig. 3 - Input bias current vs. temperature.

TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS



1. Adjust  $V_E$  for  $V_{OUT}(DC) = 0 \pm 0.1 V$
2. Measure  $V_E$  and record input offset voltage ( $V_{IO}$ ) in mV as  $V_{IO} = \frac{V_E}{1000}$

Fig.4 - Input offset voltage test circuit.



$$I_{IO} = |I_1 - I_6|$$

$$I_I = \frac{|I_1| + |I_6|}{2}$$

Fig.5 - Input offset current and input bias current test circuit.




Fig.6 - Output offset voltage vs. temperature.




Fig.7 - Quiescent operating voltage vs. temperature.




Fig.8 - Device dissipation vs. temperature.

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS




Fig.9 a - Differential voltage gain vs. temperature.




Fig.9 b - Differential voltage gain vs. frequency.





Fig.10 - Noise figure vs. source resistance and frequency.



\* Separate tuned input circuits are used for 1.75 MHz and 11.7 MHz. Source-resistance matching taps adjusted with circuit tuned to resonance and with 50-ohm resistor connected to simulate noise diode.

Fig.11 - Noise figure test circuit.




Fig.12 - Common-mode rejection ratio vs. temperature.




Fig.13 - Common-mode rejection ratio test circuit.

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUIT




Fig.14 - Input impedance components vs. frequency.





Fig.15 - AGC range test circuit.

DIMENSIONAL OUTLINE  
 12-LEAD TO-5 JEDEC M0-006-AG



92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φ <sub>B</sub>	0.016	0.019	3	0.407	0.482
φ <sub>B1</sub>	0	0		0	0
φ <sub>B2</sub>	0.016	0.021	3	0.407	0.533
φ <sub>D</sub>	0.335	0.370		8.51	9.39
φ <sub>D1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φ<sub>B</sub> applies between L<sub>1</sub> and L<sub>2</sub>. φ<sub>B2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating planes. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. φ<sub>D</sub>.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



# Linear Integrated Circuits

## CA3004


### RF Amplifier Monolithic Silicon

- Designed for use in Communications Equipment
- Balanced Differential-Amplifier Configuration with Controlled Constant-Current Source Provides Unexcelled Versatility
- Push-Pull Input and Output
- Wide and Narrow-Band Amplifier
- AGC
- Detector
- Operation from DC to 100 Mc/s
- Mixer
- Limiter
- Modulator
- RF, IF, and Video Frequency Capability



- Built-in Temperature Stability for Operation from -55° C to +125° C
- Similar to RCA CA3005 and CA3006, plus Emitter-Degeneration Resistors to Provide More Linear Transfer Characteristic and Increased Input-Signal Handling Capability
- Companion Application Note ICAN 5022 "Application of RCA CA3004, CA3005, and CA3006 Integrated Circuit RF Amplifiers", covers characteristics of different operating modes, noise performance, cross-modulation, mixer, AGC, limiter, detector, and amplifier design considerations.

#### DIMENSIONAL OUTLINE 12-LEAD TO-5 JEDEC M0-006-AG




92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0	0		0	0
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
J	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. φD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.

#### SCHEMATIC DIAGRAM FOR CA3004 SEE NOTE



92CS-12959R

**NOTE:** Connect Terminal No. 10 to most positive dc supply voltage used for circuit.

Fig. 1

**ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at  $T_{FA} = 25^{\circ}C$**

Voltage limits shown for each terminal can be applied under the indicated circuit conditions for other terminals.  
 All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	NO CONNECTION			
2	-9.5	0	6	0
			12	0
			3	-9.5
			9	+6
			10	+6
3	-12	0	11	+6
			2	0
			6	0
			9	+6
			10	+6
4	-12	0	11	+6
			12	0
			2	0
			6	0
			9	+6
5	-6	0	10	+6
			11	+6
			12	0
			2,6,12	0
			3	-6
6	-3.5	+3.5	9	+6
			10	+6
			11	+6
			12	0
			3	-6

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
7	NO CONNECTION			
8	NO CONNECTION			
9	0	+12	2	0
			3	-6
			6	0
			10	+6
			11	+6
			12	0
10	0	+12	2	0
			3	-6
			6	0
			9	+6
			11	+6
			12	0
11	0	+12	2	0
			3	-6
			6	0
			10	+6
			11	+6
			12	0
12	-3.5	+3.5	2	0
			3	-6
			6	0
			9	+6
			10	+6
			11	+6
CASE	INTERNALLY CONNECTED TO TERMINAL NO.3 (SUBSTRATE) DO NOT GROUND			

- OPERATING-TEMPERATURE RANGE . . . . .  $-55^{\circ}C$  to  $+125^{\circ}C$
- STORAGE-TEMPERATURE RANGE . . . . .  $-65^{\circ}C$  to  $+150^{\circ}C$
- LEAD TEMPERATURE (During Soldering)
  - At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$ mm)
  - from case for 10 seconds max. . . . .  $+265^{\circ}C$
- MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE . . . . .  $\pm 3.5$  V
- MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE . . . . .  $-2.5$  V,  $+3.5$  V
- MAXIMUM DEVICE DISSIPATION . . . . . 300 mW

**ELECTRICAL CHARACTERISTICS**, at  $T_{FA} = 25^{\circ}C$ ,  $V_{CC} = +6V$ ,  $V_{EE} = -6V$  unless otherwise specified

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS Terminals No.4 and No.5 Open Unless Otherwise Specified	TEST CIRCUIT	LIMITS					TYPICAL CHARAC- TERISTICS CURVES
				TYPE CA3004					
				Fig.	Min.	Typ.	Max.	Units	Fig.
<b>STATIC CHARACTERISTICS</b>									
Input Offset Voltage	$V_{IO}$		Fig.4	-	1.7	5	mV	Fig.2	
Input Offset Current	$I_{IO}$		Fig.5	-	0.125	5	$\mu A$	Fig.2	
Input Bias Current	$I_I$		Fig.5	-	21	40	$\mu A$	Fig.3	
Quiescent Operating Current	$I_9$ or $I_{11}$	TERMINALS		Fig.8	-	1	-	mA	Fig.6
		4	5						
		NC	NC						
		$V_{EE}$	NC						
		NC	$V_{EE}$						
$V_{EE}$	$V_{EE}$	Fig.8	-	0.45	-	mA	Fig.6		
		$V_{EE}$	$V_{EE}$	Fig.8	-	1.25	-	mA	Fig.6
Quiescent Operating Current Ratio	$I_9/I_{11}$		Fig.8	-	1.1	-	-	Fig.7	
Device Dissipation	$P_T$		Fig.8	-	26	-	mW	NONE	
<b>DYNAMIC CHARACTERISTICS</b>									
Power Gain	$G_P$	$f = 100 \text{ Mc/s}$	Fig.11	10	12	-	dB	Fig.9	
Noise Figure	NF	$f = 100 \text{ Mc/s}$	Fig.11	-	6.3	9	dB	Fig.10	
Common Mode Rejection Ratio	CMR	$f = 1 \text{ Kc/s}$	Fig.13	-	98	-	dB	Fig.12	
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	$f = 1.75 \text{ Mc/s}$	Fig.14	-60	-	-	dB	NONE	

### DEFINITIONS OF TERMS

#### Input Offset Voltage

The difference in the dc voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals.

#### Input Offset Current

The difference in the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

#### Input Bias Current

The average value (one-half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

#### Quiescent Operating Current

The average (dc) value of the current in either output terminal.

#### Quiescent Operating Current Ratio

The ratio of the Quiescent operating currents in the two output terminals.

#### Device Dissipation

The total power drain of the device with no signal applied and no external load current.

#### Power Gain

The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB.

#### Noise Figure

The ratio of the total noise power of the device and a resistive signal source to the noise power of the signal source alone, the signal source representing a generator of zero impedance in series with the source resistance.

#### Common-Mode Rejection Ratio

The ratio of the full differential voltage gain to the common-mode voltage gain.

#### Common-Mode Voltage Gain

The ratio of the signal voltages developed between the two output terminals to the signal voltage applied to the two input terminals connected in parallel for ac.

#### Differential Voltage Gain

The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at ac ground.

#### AGC Range

The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device.



TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3004

INPUT OFFSET VOLTAGE AND CURRENT VS TEMPERATURE




Fig. 2

INPUT BIAS CURRENT VS TEMPERATURE




Fig. 3

INPUT OFFSET VOLTAGE TEST CIRCUIT




Fig. 4

INPUT OFFSET CURRENT AND BIAS CURRENT TEST CIRCUIT




Fig. 5

QUIESCENT OPERATING CURRENT VS TEMPERATURE




Fig. 6

QUIESCENT OPERATING CURRENT RATIO VS TEMPERATURE





Fig. 7

TEST CIRCUIT FOR TYPE CA3004

QUIESCENT OPERATING CURRENT, QUIESCENT OPERATING CURRENT RATIO, AND DEVICE DISSIPATION TEST CIRCUIT




92CS-13577

$$P_T = V_{CC} (I_9 + I_{10} + I_{11}) + V_{EE} I_3$$

Fig. 8

TYPICAL DYNAMIC CHARACTERISTICS FOR TYPE CA3004


POWER GAIN VS FREQUENCY



92CS-13369

Fig. 9

NOISE FIGURE VS FREQUENCY



92CS-13370

Fig. 10

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3004

100 Mc/s POWER GAIN AND NOISE FIGURE TEST CIRCUIT




Fig. 11

COMMON-MODE REJECTION RATIO VS TEMPERATURE




Fig. 12

COMMON-MODE REJECTION RATIO TEST CIRCUIT




Fig. 13

AGC RANGE TEST CIRCUIT




Fig. 14



# Linear Integrated Circuits

CA3005  
CA3006


## RF Amplifiers

Monolithic Silicon

- Designed for use in Communications Equipment
  - Balanced Differential Amplifier Configuration with Controlled Constant-Current Source to Provide Unexcelled Versatility
- 
- |  |                                |
|--|--------------------------------|
| • Push-Pull Input and Output             | • Operation from DC to 100 MHz |
| • Wide and Narrow Band Amplifier         | • Mixer                        |
| • AGC                                    | • Limiter                      |
| • Detector                               | • Modulator                    |
| • RF, IF, and Video Frequency Capability | • Cascode Amplifier            |
- 
- Built-in Temperature Stability for Operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
  - Companion Application Note, ICAN 5022 "Application of RCA CA3004, CA3005, and CA3006 Integrated Circuit RF Amplifiers", covers characteristics of different operating modes, noise performance, cross-modulation, mixer, AGC limiter, detector, and amplifier design considerations.



SCHEMATIC DIAGRAM FOR CA3005 AND CA3006



**NOTE:** Connect Terminal No. 9 to most positive dc supply voltage used for circuit.

Fig. 1

**ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at  $T_{FA} = 25^{\circ}C$**

Voltage limits shown for each terminal can be applied under the indicated voltage conditions for other terminals.

All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-3.5	+3.5	7	0
			8	-6
			9	+6
			10	+6
			11	+6
			12	0
2	TEST POINT: DO NOT APPLY VOLTAGE FROM EXTERNAL SOURCE			
3	-9.5	0	1	0
			7	0
			8	-9.5
			9	+6
			10	+6
			11	+6
4	-6	0	1	0
			7	0
			8	-6
			9	+6
			10	+6
			11	+6
5	-12	0	1	0
			7	0
			9	+6
			10	+6
			11	+6
			12	0
6	-6	0	1	0
			7	0
			9	+6
			10	+6
			11	+6
			12	-6
7	-3.5	+3.5	1	0
			8	-6
			9	+6
			10	+6
			11	+6
			12	0

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
8	-12	0	1	0
			7	0
			9	+6
			10	+6
			11	+6
			12	0
9	0	+12	1	0
			7	0
			8	-6
			10	+6
			11	+6
			12	0
10	0	+12	1	0
			7	0
			8	-6
			9	+6
			11	+6
			12	0
11	0	+12	1	0
			7	0
			8	-6
			9	+6
			10	+6
			12	0
12	-9.5	0	8	-9.5
			9	+6
			10	+6
			11	+6
			CASE	Internally connected to Terminal No.8 (substrate) DO NOT GROUND

OPERATING-TEMPERATURE RANGE .....  $-55^{\circ}C$  to  $+125^{\circ}C$

STORAGE-TEMPERATURE RANGE .....  $-65^{\circ}C$  to  $+150^{\circ}C$

LEAD TEMPERATURE (During Soldering)

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$ mm)

from case for 10 seconds max. ....  $+265^{\circ}C$

MAXIMUM SINGLE-ENDED INPUT-

SIGNAL VOLTAGE .....  $\pm 3.5$  V

MAXIMUM COMMON-MODE INPUT-

SIGNAL VOLTAGE .....  $-2.5$  V,  $+3.5$  V

MAXIMUM DEVICE DISSIPATION ..... 300 mW

**ELECTRICAL CHARACTERISTICS**, at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = +6\text{V}$ ,  $V_{EE} = -6\text{V}$

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS Terminals No.3,4,5, and 6 Not Connected Except Where Noted	TEST CIRCUITS	LIMITS						TYPICAL CHARAC- TERISTICS CURVES		
				TYPE CA3005			TYPE CA3006					
				Fig.	Min.	Typ.	Max.	Min.	Typ.	Max.	Fig.	
<b>STATIC CHARACTERISTICS</b>												
Input Offset Voltage	$V_{IO}$		Fig.3	--	2.6	5	-	0.8	1	mV	Fig.2	
Input Offset Current	$I_{IO}$		Fig.4	--	1.4	--	--	1.4	--	$\mu\text{A}$	Fig.2	
Input Bias Current	$I_{IB}$		Fig.4	--	19	40	--	19	40	$\mu\text{A}$	Fig.5	
Quiescent Operating Current	$I_{10}$ or $I_{11}$	TERMINALS										
		4	5	Fig.8	-	1	-	-	1	-	mA	Fig.6
		NC	NC	Fig.8	-	2.7	-	-	2.7	-	mA	NONE
		NC	-VEE	Fig.8	-	0.45	-	-	0.45	-	mA	NONE
		-VEE	NC	Fig.8	-	1.25	-	-	1.25	-	mA	Fig.6
Quiescent Operating Current Ratio	$\frac{I_{10}}{I_{11}}$		Fig.8	-	1.05	-	-	1.05	-	-	Fig.7	
Device Dissipation	$P_T$		Fig.8	-	26	-	-	26	-	mW	NONE	
<b>DYNAMIC CHARACTERISTICS</b>												
Power Gain	$G_p$	f = 100 MHz	Cascode Configuration	Fig.10	16	20	-	16	20	-	dB	Fig.9
			Differential-Ampl. Configuration	Fig.12	14	16	-	14	16	-	dB	Fig.11
Noise Figure	NF	f = 100 MHz	Cascode Configuration	Fig.10	-	7.8	9	-	7.8	9	dB	Fig.13
			Differential Ampl. Configuration	Fig.12	-	7.8	9	-	7.8	9	dB	Fig.14
Common-Mode Rejection Ratio	CMR	f = 1 kHz	Fig.16	-	101	-	-	101	-	dB	Fig.15	
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	f = 1.75 MHz	Fig.17	-60	-	-	-60	-	-	dB	NONE	

**TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006**

**INPUT OFFSET VOLTAGE AND CURRENT**





Fig.2

92CS-13317

**INPUT OFFSET VOLTAGE TEST CIRCUIT**



1. ADJUST  $R_1$  FOR  $V_{OUT} = 0 \pm 0.1\text{V}$
2. RECORD  $V_{IO}$

Fig.3

92CS-13532

TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006




Fig. 4




Fig. 5




Fig. 6

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006

POWER-GAIN (CASCODE CONFIGURATION)




Fig.7

POWER-GAIN (DIFFERENTIAL-AMPLIFIER CONFIGURATION)





Fig.9

NOISE FIGURE AND POWER GAIN TEST CIRCUIT (CASCODE CONFIGURATION)




f	C <sub>1</sub>	C <sub>2</sub>	L <sub>1</sub>	L <sub>2</sub>
Mc/s	pF	pF	μH	μH
30	14-150	5-40	0.3-0.6	0.8-1.4
100	5-40	5-40	0.07-0.12	0.15-0.3

\* FOR POWER-GAIN TEST  
▼ FOR NOISE-FIGURE TEST

Fig.8

NOISE FIGURE AND POWER-GAIN TEST CIRCUIT (DIFFERENTIAL AMPLIFIER CONFIGURATION)



f	C <sub>1</sub>	C <sub>2</sub>	L <sub>1</sub>	L <sub>2</sub>
Mc/s	pF	pF	μH	μH
30	5-40	1.5-20	1.2-2	1.2-2
100	1-12	1-12	0.4-0.7	0.25-0.5

\* FOR POWER-GAIN TEST  
▼ FOR NOISE-FIGURE TEST

Fig.10



TYPICAL DYNAMIC CHARACTERISTICS FOR TYPES CA3005 AND CA3006

100-Mc/s NOISE FIGURE VS.  $V_{EE}$  (CASCODE CONFIGURATION)




Fig. 11

100 Mc/s NOISE FIGURE VS.  $V_{EE}$  (DIFFERENTIAL AMPLIFIER CONFIGURATION)




Fig. 12

COMMON-MODE-REJECTION RATIO





Fig. 13

DIMENSIONAL OUTLINE  
 12-LEAD TO-5 JEDEC M0-006-AG



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0	0.230	2	0	5.84 TP
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
$\phi B$	0.016	0.019	3	0.407	0.482
$\phi B_1$	0	0		0	0
$\phi B_2$	0.016	0.021	3	0.407	0.533
$\phi D$	0.335	0.370		8.51	9.39
$\phi D_1$	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.962	3	12.7	14.27
$\alpha$	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

- NOTES:
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
  3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
  4. Measure from Max.  $\phi D$ .
  5. N<sub>1</sub> is the quantity of allowable missing leads.
  6. N is the maximum quantity of lead positions.

TYPICAL DYNAMIC TEST CIRCUITS FOR TYPES CA3005 AND CA3006

COMMON-MODE REJECTION RATIO TEST CIRCUIT




Fig. 14

AGC RANGE TEST CIRCUIT




Fig. 15



# Linear Integrated Circuits

## CA3007

### AF Amplifier



- Designed for use in Sound Systems and Communication Equipment
- Balanced differential-amplifier configuration with controlled constant-current source provides for both audio amplification and phase inversion
- Built-in temperature stability for operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Eliminates need for audio driver transformer
- Companion Application Note, ICAN 5037 "Application of the RCA-CA3007 Integrated Circuit Audio Driver" covers design of a dual supply audio driver in a direct-coupled audio amplifier, and a single supply audio driver in a capacitor-coupled audio amplifier


#### HIGHLIGHTS

- Input Impedance . . . . .  $4\text{ k}\Omega$  typ.
- Output Impedance . . . . .  $60\ \Omega$  typ.
- Power Gain . . . . . 22 dB typ.
- Push-Pull Input & Output
- Direct Coupling to Class B Audio Output Stage

#### APPLICATIONS

- Audio Amplifier
- Audio Driver

#### SCHEMATIC DIAGRAM



**ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at  $T_A = 25^\circ\text{C}$** 

Indicated voltage limits for each terminal can be applied under the specified operating conditions for other terminals.  
All voltages are with respect to ground ( $-V_{CC}$ ,  $+V_{EE}$ , or common terminal of Positive and Negative DC supplies).

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-2.5	+2.5	2	0
			3	-6
			6	0
			7	0
			9	+6
2	-8	0	11	0
			3	-8
			6	0
			7	0
			9	+6
3	-10	0	11	0
			6	0
			7	0
			9	+6
			11	0
4	-8.5	0	6	0
			7	0
			9	+6
			11	0
			5	-2.5
3	-6			
6	0			
7	0			
9	+6			
11	0			
6	-3	0	2	0
			3	-6
			7	0
			9	+6
			11	0
7	-2.5	+2.5	1	0
			2	0
			3	-6
			5	0
			6	0
			9	+6

TERMINAL	VOLTAGE LIMITS		CONDITIONS	
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
8	-2	0	2	0
			3	-6
			6	0
			7	0
			9	+6
9	0	+10	11	0
			2	0
			3	-6
			6	0
			7	0
10	-2	0	11	0
			2	0
			3	-6
			6	0
			7	0
11	-2.5	+2.5	9	+6
			11	0
			1	0
			2	0
			3	-6
12	-2	0	6	0
			7	0
			9	+6
			11	0
			CASE	INTERNALLY CONNECTED TO TERMINAL No.3 (SUBSTRATE) DO NOT GROUND

OPERATING-TEMPERATURE RANGE .....  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$

STORAGE-TEMPERATURE RANGE .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (During Soldering)

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ )

from case for 10 seconds max. ....  $+265^\circ\text{C}$

MAXIMUM SINGLE-ENDED INPUT-

SIGNAL VOLTAGE .....  $\pm 2.5$  V

MAXIMUM COMMON-MODE INPUT-

SIGNAL VOLTAGE .....  $\pm 2.5$  V

MAXIMUM DEVICE DISSIPATION ..... 300 mW

**ELECTRICAL CHARACTERISTICS**, at  $T_{FA} = 25^{\circ}C$ ,  $V_{CC} = +6 V$ ,  $V_{EE} = -6 V$ ,

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS Pin 4 Not Connected Unless Otherwise Noted	TEST CIRCUITS  Fig.	LIMITS TYPE CA3007				TYPICAL CHARAC- TERISTICS CURVES
				Min.	Typ.	Max.	Units	Fig.
<b>STATIC CHARACTERISTICS</b>								
Input Unbalance Voltage	$V_{IU}$		3	-	0.57	5	mV	2
Input Unbalance Current	$I_{IU}$		3	-	0.57	5	$\mu A$	2
Input Bias Current	$I_I$		3	-	11	34	$\mu A$	4
Quiescent Operating Voltage	$V_8$ or $V_{10}$		3	-	0.87	-	V	5
Device Dissipation	$P_T$		3	-	30	-	mW	NONE
<b>DYNAMIC CHARACTERISTICS</b>								
Power Gain	$G_P$	$f = 1 Kc/s$	6	20	22	-	dB	NONE
Total Harmonic Distortion	THD	$f = 1 Kc/s$	6	-	0.28	-	%	NONE
Input Impedance	$Z_{IN}$	$f = 1 Kc/s$	7	-	4K	-	$\Omega$	NONE
Common Mode Rejection Ratio	CMR	$f = 1 Kc/s$	9(A) 9(B)	-	77	-	dB	8

**TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUIT FOR CA3007**

**INPUT UNBALANCE VOLTAGE AND CURRENT vs TEMPERATURE**





Fig. 2

**INPUT UNBALANCE VOLTAGE & CURRENT, INPUT BIAS CURRENT, QUIESCENT OPERATING VOLTAGE, AND DEVICE DISSIPATION TEST CIRCUIT**



$R_1$  and  $R_2$  matched to  $\pm 1\%$ .


$$P_T = V_{CC}I_9 + V_{EE}I_3$$

$I_9$  = Direct Current into Terminal No. 9

$I_3$  = Direct Current out of Terminal No. 3

Fig. 3


INPUT BIAS CURRENT vs TEMPERATURE



92CS-13375

Fig. 4

QUIESCENT OPERATING VOLTAGE vs TEMPERATURE




92CS-13372

Fig. 5

TYPICAL DYNAMIC TEST CIRCUITS FOR CA3007

POWER GAIN AND TOTAL HARMONIC DISTORTION TEST CIRCUIT



92CS-13602

T (Output Transformer):

Primary Impedance = 2000 Ω C.T.


Secondary Impedance = 16 Ω

Efficiency = 45% approx.

(STANCOR TYPE TA-10 OR EQUIVALENT)

Fig. 6

INPUT IMPEDANCE TEST CIRCUIT




92CS-13598

Fig. 7

TYPICAL DYNAMIC CHARACTERISTIC AND TEST CIRCUITS FOR CA3007


COMMON-MODE REJECTION RATIO vs TEMPERATURE




92CS-13448

Fig. 8

COMMON-MODE REJECTION-RATIO TEST CIRCUITS




(A) Single-Ended Differential Voltage Gain



(B) Common-Mode Voltage Gain

Fig. 9

DIMENSIONAL OUTLINE  
12-LEAD TO-5 JEDEC M0-006-AG




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84	TP
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0	0		0	0
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- Measure from Max. φD.
- N<sub>1</sub> is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.

**RCA**  
Solid State  
Division

**Linear Integrated Circuits**  
Monolithic Silicon  
**CA3028A, CA3028AF, CA3028AS**  
**CA3028B, CA3028BF, CA3028BS**  
**CA3053, CA3053F, CA3053S**



## DIFFERENTIAL/CASCODE AMPLIFIERS

For Communications and Industrial Equipment at Frequencies from DC to 120 MHz

The CA3028A and CA3028B are differential/cascode amplifiers designed for use in communications and industrial equipment operating at frequencies from dc to 120 MHz.

The CA3028B is like the CA3028A but is capable of premium performance particularly in critical dc and differential amplifier applications requiring tight controls for input offset voltage, input offset current, and input bias current.

The CA3053 is similar to the CA3028A and CA3028B but is recommended for IF amplifier applications.

The CA3028A, CA3028B, and CA3053 are supplied in a hermetic 8-lead TO-5-style package. The "F" versions are supplied in a frit-seal package and the "S" versions in formed-lead (DIL-CAN) packages.




Fig.1 - Schematic diagram for CA3028A, CA3028B and CA3053.

### FEATURES

- Controlled for Input Offset Voltage, Input Offset Current, and Input Bias Current<sup>▲</sup>
- Balanced Differential Amplifier Configuration with Controlled Constant-Current Source to Provide Unexcelled Versatility
- Single- and Dual-Ended Operation
- Operation from DC to 120 MHz
- Balanced-AGC Capability
- Wide Operating-Current Range

### APPLICATIONS

- RF and IF Amplifiers (Differential or Cascode)
- DC, Audio, and Sense Amplifiers
- Converter in the Commercial FM Band
- Oscillator • Mixer • Limiter
- Companion Application Note, ICAN 5337 "Application of the RCA CA3028 Integrated Circuit Amplifier in the HF and VHF Ranges." This note covers characteristics of different operating modes, noise performance, mixer, limiter, and amplifier design considerations.



**ABSOLUTE MAXIMUM RATINGS AT T<sub>A</sub> = 25°C**

**DISSIPATION:**

At T<sub>A</sub> up to 55°C  
 (CA3028AF, CA3028BF,  
 CA3053F) ..... 750 mW  
 At T<sub>A</sub> > 55°C  
 (CA3028AF, CA3028BF,  
 CA3053F) ..... Derate linearly 6.67 mW/°C

At T<sub>A</sub> up to 85°C

(CA3028A, CA3028B, CA3053)..... 450 mW

At T<sub>A</sub> > 85°C

(CA3028A, CA3028B, CA3053) Derate linearly 5 mW/°C

**AMBIENT-TEMPERATURE RANGE:**

Operating ..... -55°C to +125°C  
 Storage ..... -65°C to +150°C

**LEAD TEMPERATURE (During Soldering):**

At distance 1/16 ± 1/32" (1.59 ± 0.79 mm)  
 from case for 10 seconds max. .... +265°C

**MAXIMUM VOLTAGE RATINGS at T<sub>A</sub> = 25°C**

TERMI- NAL No.	1	2	3	4	5	6	7	8
1		0 to -15 <sup>▲</sup>	0 to -15 <sup>▲</sup>	0 to -15 <sup>▲</sup>	+5 to -5	*	*	+20 <sup>⊕</sup> to 0
2			+5 to -11	+5 to -1	+15 <sup>⊕</sup> to 0	*	+15 <sup>⊕</sup> to 0	*
3 <sup>‡</sup>				+10 to 0	+15 <sup>⊕</sup> to 0	+30 <sup>●</sup> to 0	+15 <sup>⊕</sup> to 0	+30 <sup>●</sup> to 0
4					+15 <sup>⊕</sup> to 0	*	*	*
5						+20 <sup>⊕</sup> to 0	*	*
6							*	*
7								*
8								

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of the horizontal terminal 4 with respect to terminal 2 is -1 to +5 volts.

‡ Terminal #3 is connected to the substrate and case.  
 \* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe, if the specified voltage limits between all other terminals are not exceeded.  
 ▲ Limit is -12V for CA3053  
 ⊕ Limit is +15V for CA3053  
 ● Limit is +12V for CA3053  
 ● Limit is +24V for CA3028A and +18V for CA3053

**MAXIMUM CURRENT RATINGS**

TERMI- NAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
1	0.6	0.1
2	4	0.1
3	0.1	23
4	20	0.1
5	0.6	0.1
6	20	0.1
7	4	0.1
8	20	0.1

**ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C**

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT Fig.	SPECIAL TEST CONDITIONS	LIMITS TYPE CA3028A			LIMITS TYPE CA3028B			LIMITS TYPE CA3053			UNITS	TYPICAL CHARAC- TERISTICS CURVES		
				Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		Fig.		
<b>STATIC CHARACTERISTICS</b>																
				+V <sub>CC</sub>												
				-V <sub>EE</sub>												
Input Offset Voltage	V <sub>IO</sub>	2		6V 12V	6V 12V	-	-	-	0.98 0.89	5 5	-	-	-	mV	4	
Input Offset Current	I <sub>IO</sub>	3a		6V 12V	6V 12V	-	-	-	0.56 1.06	5 6	-	-	-	μA	4	
Input Bias Current	I <sub>I</sub>	3a		6V 12V	6V 12V	-	16.6 36	70 106	-	16.6 36	40 80	-	-	-	μA	5a
		3b		9V 12V	-	-	-	-	-	-	-	29 36	85 125	-	-	5b
Quiescent Operating Current	I <sub>6</sub> or I <sub>8</sub>	3a		6V 12V	6V 12V	0.8 2	1.25 3.3	2 5	1 2.5	1.25 3.3	1.5 4	-	-	-	mA	6a 7
		3b		9V 12V	-	-	-	-	-	-	-	1.2 2.0	2.2 3.3	3.5 5.0	-	-
AGC Bias Current (Into Constant-Current Source Terminal No.7)	I <sub>7</sub>	8a		12V 12V	V <sub>AGC</sub> = +9 V <sub>AGC</sub> = +12	-	1.28 1.65	-	-	1.28 1.65	-	-	-	-	mA	8b
		-		9V 12V	-	-	-	-	-	-	-	1.15 1.55	-	-	-	-
Input Current (Terminal No.7)	I <sub>7</sub>	-		6V 12V	6V 12V	0.5 1	0.85 1.65	1 2.1	0.5 1	0.85 1.65	1 2.1	-	-	-	mA	-
Device Dissipation	P <sub>T</sub>	3a		6V 12V	6V 12V	24 120	36 175	54 260	24 120	36 175	42 220	-	-	-	mW	9
		3b		9V 12V	-	-	-	-	-	-	-	-	50 100	80 150	-	-

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  (cont'd)

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	SPECIAL TEST CONDITIONS	LIMITS TYPE CA3028A			LIMITS TYPE CA3028B			LIMITS TYPE CA3053			UNITS	TYPICAL CHARACTERISTICS CURVE			
				Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.					
DYNAMIC CHARACTERISTICS																	
Power Gain	$G_P$	10a	$f = 100\text{ MHz}$	Cascode	16	20	-	16	20	-	-	-	-	dB	10b		
		11a,d	$V_{CC} = +9V$	Diff.-Ampl.	14	17	-	14	17	-	-	-	-	-	-	11b,e	
		10a	$f = 10.7\text{ MHz}$	Cascode	35	39	-	35	39	-	35	39	-	-	-	10b *	
Noise Figure	NF	11a	$V_{CC} = +9V$	Diff.-Ampl.	28	32	-	28	32	-	28	32	-	-	-	11b *	
		10a	$f = 100\text{ MHz}$	Cascode	-	7.2	9	-	7.2	9	-	-	-	-	-	10c	
		11a,d	$V_{CC} = +9V$	Diff.-Ampl.	-	6.7	9	-	6.7	9	-	-	-	-	-	11c,e	
Input Admittance	$Y_{11}$	-	$f = 10.7\text{ MHz}$	Cascode				-	$0.6 + j 1.6$	-				mmho	12		
		-		Diff.-Ampl.				-	$0.5 + j 0.5$	-				mmho	13		
Reverse Transfer Admittance	$Y_{12}$	-		Cascode				-	$0.0003 - j0$	-				mmho	14		
		-		Diff.-Ampl.				-	$0.01 - j0.0002$	-				mmho	15		
Forward Transfer Admittance	$Y_{21}$	-		Cascode				-	$99 - j18$	-				mmho	16		
		-		Diff.-Ampl.				-	$-37 + j0.5$	-				mmho	17		
Output Admittance	$Y_{22}$	-		Cascode				-	$0. + j0.08$	-				mmho	18		
		-		Diff.-Ampl.				-	$0.04 + j0.23$	-				mmho	19		
Power Output (Untuned)	$P_o$	20a		$f = 10.7\text{ MHz}$	Diff.-Ampl. 50 $\Omega$ Input-Output	-	5.7	-	-	5.7	-	-	-	-	-	$\mu\text{W}$	20b
AGC Range (Max. Power Gain to Full Cutoff)	AGC	21a		$V_{CC} = +9V$	Diff.-Ampl.	-	62	-	-	62	-	-	-	-	-	dB	21b
Voltage Gain	at $f = 10.7\text{ MHz}$	A	22a	$f = 10.7\text{ MHz}$	Cascode	-	40	-	40	-	-	40	-	-	dB	22b	
			22c	$V_{CC} = +0V$ $R_L = 1\text{ k}\Omega$	Diff.-Ampl.	-	30	-	-	30	-	-	30	-	-	-	22d
	Differential at $f = 1\text{ kHz}$	23	$V_{CC} = +6V$ , $R_L = 2\text{ k}\Omega$ $V_{CC} = +12V$ , $R_L = 1.6\text{ k}\Omega$	$V_{EE} = -6V$ , $V_{EE} = -12V$	-	-	-	35	38	42	-	-	-	-	-	dB	-
Max. Peak-to-Peak Output Voltage at $f = 1\text{ kHz}$	$V_o(P-P)$	23	$V_{CC} = +6V$ , $R_L = 2\text{ k}\Omega$	$V_{EE} = -6V$	-	-	-	7	11.5	-	-	-	-	-	$V_{P-P}$	-	
			$V_{CC} = +12V$ , $R_L = 1.6\text{ k}\Omega$	$V_{EE} = -12V$	-	-	-	15	23	-	-	-	-	-	-	-	-
Bandwidth at -3 dB point	BW	23	$V_{CC} = +6V$ , $R_L = 2\text{ k}\Omega$	$V_{EE} = -6V$	-	-	-	-	7.3	-	-	-	-	-	MHz	-	
			$V_{CC} = +12V$ , $R_L = 1.6\text{ k}\Omega$	$V_{EE} = -12V$	-	-	-	-	-	8	-	-	-	-	-	-	-
Common-Mode Input-Voltage Range	$V_{CMR}$	24	$V_{CC} = +6V$ , $V_{CC} = +12V$	$V_{EE} = -6V$ , $V_{EE} = -12V$	-	-	-	-2.5	$(-3.2 - 4.5)$	4	-	-	-	-	V	-	
Common-Mode Rejection Ratio	CMR	24	$V_{CC} = +6V$ , $V_{CC} = +12V$	$V_{EE} = -6V$ , $V_{EE} = -12V$	-	-	-	60	110	-	-	-	-	-	dB	-	
						-	-	-	60	90	-	-	-	-	-	-	-
Input Impedance at $f = 1\text{ kHz}$	$Z_{IN}$	-	$V_{CC} = +6V$ , $V_{CC} = +12V$	$V_{EE} = -6V$ , $V_{EE} = -12V$	-	-	-	-	5.5	-	-	-	-	-	$\text{k}\Omega$	-	
Peak-to-Peak Output Current	$I_{P-P}$	-	$V_{CC} = +9V$	$f = 10.7\text{ MHz}$ $e_{in} = 400\text{ mV}$	2	4	7	2.5	4	6	2	4	7	-	-		
			$V_{CC} = +12V$	Diff.-Ampl.	3.5	6	10	4.5	6	8	3.5	6	10	mA	-		

\* Does not apply to CA3053

**DEFINITIONS OF TERMS**

**AGC Bias Current**

The current drawn by the device from the AGC-voltage source, at maximum AGC voltage.

**AGC Range**

The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device.

**Common-Mode Rejection Ratio**

The ratio of the full differential voltage gain to the common-mode voltage gain.

**Device Dissipation**

The total power drain of the device with no signal applied and no external load current.

**Input Bias Current**

The average value (one-half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

**Input Offset Current**

The difference in the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

**Input Offset Voltage**

The difference in the dc voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals.

**Noise Figure**

The ratio of the total noise power of the device and a resistive signal source to the noise power of the signal source alone, the signal source representing a generator of zero impedance in series with the source resistance.

**Power Gain**

The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB.

**Quiescent Operating Current**

The average (dc) value of the current in either output terminal.

**Voltage Gain**

The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at ac ground.




Fig.2 - Input offset voltage test circuit for CA3028B.




Fig.3a - Input offset current, input bias current, device dissipation, and quiescent operating current test circuit for CA3028A and CA3028B.




Fig.3b - Input bias current, device dissipation, and quiescent operating current test circuit for CA3053.




Fig.4 - Input offset voltage and input offset current for CA3028B.

TYPICAL CHARACTERISTICS




Fig.5a - Input bias current vs. ambient temperature for CA3028A and CA3028B.




Fig.5b - Input bias current vs. ambient temperature for CA3053.




Fig.6a - Quiescent operating current vs. ambient temperature for CA3028A and CA3028B.




Fig.6b - Quiescent operating current vs. ambient temperature for CA3053.





Fig.7 - Operating current vs.  $V_{EE}$  voltage for CA3028A and CA3028B.

TYPICAL CHARACTERISTICS AND TEST CIRCUITS



92CS-14499

Fig.8a - AGC bias current test circuit (differential-amplifier configuration) for CA3028A and CA3028B.




Fig.8b - AGC bias current vs. bias volts (terminal No.7) for CA3028A and CA3028B.




Fig.9 - Device dissipation vs. temperature for CA3028A and CA3028B.




Fig.10b - Power gain vs. frequency (cascode configuration) for CA3028A and CA3028B.




Fig.10a - Power gain and noise figure test circuit (cascode configuration) for CA3028A, CA3028B and CA3053\*.

\* 10.7 MHz Power Gain Test Only.





Fig.10c - 100 MHz noise figure vs. collector supply volts (cascode configuration) for CA3028A and CA3028B.


TYPICAL NOISE FIGURE AND POWER GAIN TEST CIRCUITS AND CHARACTERISTICS



92CS-14496


Fig. 11a - Power gain and noise figure test circuit (differential-amplifier configuration and terminal No.7 connected to V<sub>CC</sub>) for CA3028A, CA3028B and CA3053\*.

\* 10.7 MHz Power Gain Test Only.




92CS-14495

Fig. 11b - Power gain vs. frequency (differential-amplifier configuration) for CA3028A and CA3028B.




92CS-14485

Fig. 11c - 100 MHz noise figure vs. collector supply voltage (differential-amplifier configuration) for CA3028A and CA3028B.



92CS-14516

Fig. 11d - Power gain and noise figure test circuit (differential-amplifier configuration for CA3028A and CA3028B.



92CS-14484

Fig. 11e - 100 MHz noise figure and power gain vs. base-to-emitter bias (terminal No.7) for CA3028A and CA3028B.

TYPICAL ADMITTANCE PARAMETERS




Fig.12 - Input admittance ( $Y_{11}$ ) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig.13 - Input admittance ( $Y_{11}$ ) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.




Fig.14 - Reverse transadmittance ( $Y_{12}$ ) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig.15 - Reverse transadmittance ( $Y_{12}$ ) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.




Fig.16 - Forward transadmittance ( $Y_{21}$ ) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig.17 - Forward transadmittance ( $Y_{21}$ ) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

TYPICAL ADMITTANCE PARAMETERS




Fig.18 - Output admittance ( $Y_{22}$ ) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.




Fig.19 - Output admittance ( $Y_{22}$ ) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

TYPICAL TEST CIRCUITS AND CHARACTERISTICS




Fig.20a - Output power test circuit for CA3028A and CA3028B.




Fig.20b - Output power vs. frequency - 50Ω input and 50Ω output (differential-amplifier configuration) for CA3028A and CA3028B.




Fig.21a - AGC range test circuit (differential amplifier) for CA3028A and CA3028B.





Fig.21b - AGC characteristics for CA3028A and CA3028B.




TEST CIRCUITS AND TYPICAL CHARACTERISTICS




92CS-14512

Fig.22a - Transfer characteristic (voltage gain) test circuit (10.7 MHz) cascode configuration for CA3028A, CA3028B and CA3053.




92CS-14508R1

Fig.22b - Transfer characteristics (cascode configuration) for CA3028A, CA3028B and CA3053.



92CS-14511

Fig.22c - Transfer characteristic (voltage gain) test circuit (10.7 MHz) differential-amplifier configuration for CA3028A, CA3028B and CA3053.



92CS-14507

Fig.22d - Transfer characteristics (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.




Fig. 23 - Differential voltage gain, maximum peak-to-peak output voltage, and bandwidth test circuit for CA3028B.





Fig. 24 - Common-mode rejection ratio and common-mode input-voltage range test circuit for CA3028B.


8-LEAD TO-5-STYLE JEDEC M0-002-AL

DIMENSIONAL OUTLINES

8-LEAD TO-5-STYLE WITH DUAL IN-LINE FORMED LEADS ("DIL-CAN")




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0.125	0.160		3.18	4.06
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
e	45° TP			45° TP	
N	8		6	8	
N <sub>1</sub>	3		5	3	



NOTES

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178mm) radius of True Position (TP) at maximum material condition.

3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70mm).
4. Measure from Max. φD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.



8-LEAD DUAL IN-LINE FRIT-SEAL

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.508	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012	0.203	0.304	
D	0.376	0.396	9.55	10.05	
E	0.315	0.345	8.00	8.76	
E <sub>1</sub>	0.240	0.260	6.10	6.60	
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.100	0.150	2.54	3.81	
L <sub>2</sub>	0.000	0.030	0.000	0.762	
α	0°	15°	4	0°	15°
N	8		5	8	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075	1.02	1.90	
S	0.020	0.060	0.508	1.52	

NOTES:

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.



# Linear Integrated Circuits

**CA3050**  
**CA3051**

## Dual Differential Amplifiers


Monolithic Silicon

The CA3050 and CA3051 each consists of two differential amplifiers with associated constant current transistors on a common substrate. Each amplifier is driven by Darlington-connected emitter follower inputs to provide high input impedance, low bias current, and low offset current. A string of diodes is included to provide temperature-compensated bias to the constant current transistors and a low impedance bias point for the inputs to the differential amplifiers when a single power supply is used.

The CA3050 is supplied in an hermetic 14-lead Dual-In-Line ceramic package rated for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .


The CA3051 is supplied in a Dual-In-Line plastic package for applications requiring only a limited temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

### TWO DARLINGTON-CONNECTED DIFFERENTIAL AMPLIFIERS WITH DIODE BIAS STRING



CA3050

### For Low-Power Applications at Frequencies from DC to 20 MHz



CA3051

#### FEATURES

- Input offset current . . . . . 70 nA max.
- Input bias current . . . . . 500 nA max.
- Input offset voltage . . . . . 5 mV max.
- Input impedance . . . . . 460 k $\Omega$  typ.
- Independently accessible inputs and outputs

#### APPLICATIONS

- Matched dual amplifiers
- Dual sense amplifiers
- Dual Schmitt triggers
- Dual multivibrators
- Doubly balanced detectors and modulators
- Balanced quadrature detectors
- Synthesizer mixers
- Product detectors




Fig. 1 - Schematic diagram.

**MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT T<sub>A</sub> = 25°C**

	CA3050	CA3051	
Power Dissipation, P:			
Any one transistor	150	150	mW
Total package	900	750	mW
For T <sub>A</sub> > 55°C, Derate at	8	6.67	mW/°C
Temperature Range:			
Operating	-55 to +125	-40 to +85	°C
Storage	-65 to +150	-65 to +150	°C

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, V <sub>CEO</sub>	15	V
Collector-to-Base Voltage, V <sub>CBO</sub>	20	V
Collector-to-Substrate Voltage, V <sub>CIO</sub>	20	V
Emitter-to-Base Voltage, V <sub>EBO</sub>	5	V
Collector Current, I <sub>C</sub>	50	mA

**LEAD TEMPERATURE (During Soldering)**

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
from case for 10 seconds max. . . . . +265°C

\* The collector of each transistor of the CA3050 and CA3051 is isolated from the substrate by an integral diode. The substrate (terminal 14) must be more negative than all col-

lectors to maintain isolation between transistors and to provide for normal transistor action.

**MAXIMUM VOLTAGE RATINGS**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 3 is +5 to -2 volts.

TERMINAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	-	*	*	*	*	*	*	*	*	*	*	*	*	+1 -5
2			+5 -2	*	*	*	*	*	*	*	*	*	*	+1 -1
3				*	*	*	*	*	*	*	*	*	*	+3 -1
4					*	*	*	*	*	-14 -2.5 Note 3	+14 -2.5 Note 3	*	*	+20 -1
5						+2.5 -14 Note 1	-2.5 14 Note 1	+10 -10	+1 -20	*	*	*	*	+16 -
6								-14 -2.5 Note 2	*	*	*	*	*	+20 -1
7									+14 -2.5 Note 2	*	*	*	*	+20 1
8									+1 20	*	*	*	*	+16 -
9										+20 1	+20 -1	*	*	+20 -1
10											+10 -10	+2.5 -14 Note 3	*	+16 -
11												+2.5 -14 Note 4	*	+16 -
12													*	+20 -1
13													*	+1 -5
14														Ref. Sub- strate

Note 1: This rating is important only when terminal 5 is more positive than terminal 8.

Note 2: This rating is important only when terminal 8 is more positive than terminal 5.

Note 3: This rating is important only when terminal 10 is more positive than terminal 11.

Note 4: This rating is important only when terminal 11 is more positive than terminal 10.

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

**MAXIMUM CURRENT RATINGS**

TERMINAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
1	5	0.1
2	50	50
3	50	1
4	50	1
5	5	0.1
6	50	1
7	50	1
8	5	0.1
9	50	1
10	5	0.1
11	5	0.1
12	50	1
13	5	0.1
14	100	5

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIRCUIT	LIMITS CA3050/CA3051			UNITS	TYPICAL CHARACTERISTICS CURVES
			FIG.	MIN.	TYP.	MAX.		FIG.
STATIC								
<b>Amplifier Characteristics</b>								
Input Offset Voltage	$V_{IO}$		—	—	1.5	5	mV	2a,b
Input Offset Current	$I_{IO}$		—	—	7	70	nA	3a,b
Input Bias Current	$I_I$		—	—	200	500	nA	4a,b
Quiescent Operating Current Ratio	$\frac{(I_4+I_{12})}{I_3}$ or $\frac{(I_6+I_7)}{I_3}$	$V_{CC} = +6\text{ V}, I_3 = 2\text{ mA}$	—	0.9	1.00	1.13	—	5a,b
DC Forward Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 3\text{ V}$ $\left\{ \begin{array}{l} I_C = 50\ \mu\text{A} \\ 1\text{ mA} \\ 3\text{ mA} \\ 10\text{ mA} \end{array} \right.$	—	—	0.645	0.700	V	6
			—	—	0.725	0.800		
			—	—	0.760	0.850		
			—	—	0.805	0.900		
Temperature Coefficient of Base-to-Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	$V_{CE} = 3\text{ V}, I_C = 1\text{ mA}$	—	—	-1.9	—	mV/ $^\circ\text{C}$	7
<b>Transistor Characteristics</b>								
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10\text{ V}, I_E = 0$	—	—	0.002	100	nA	8
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{ mA}, I_B = 0$	—	15	24	—	V	—
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\ \mu\text{A}, I_E = 0$	—	20	60	—	V	—
Collector-to-Substrate Breakdown Voltage	$V_{(BR)C1O}$	$I_C = 10\ \mu\text{A}, I_{C1} = 0$	—	20	60	—	V	—
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\ \mu\text{A}, I_C = 0$	—	5	7	—	V	—
DYNAMIC								
<b>Transistor Characteristics</b>								
Emitter-to-Base Capacitance	$C_{EB}$	$V_{EB} = 3\text{ V}, I_E = 0$	—	—	0.78	—	pF	9
Collector-to-Base Capacitance	$C_{CB}$	$V_{CB} = 3\text{ V}, I_C = 0$	—	—	0.47	—	pF	9
Collector-to-Substrate Capacitance	$C_{C1}$	$V_{CS} = 3\text{ V}, I_C = 0$	—	—	1.92	—	pF	9
<b>Amplifier Characteristics</b>								
Gain-Bandwidth Product (For Single Transistor)	$f_T$	$V_{CE} = 5\text{ V}, I_C = 3\text{ mA}$	—	—	600	—	MHz	10
Forward Transadmittance (With single-ended input and output)	$ y_{21} $	$V_{CC} = 10\text{ V}, I_3 = 2\text{ mA}$ $f = 1\text{ MHz}$	11	7	9	11	mmho	11
Bandwidth at -3 dB Point	BW	$V_{CC} = 10\text{ V}, I_3 = 2\text{ mA}$	11	—	4.3	—	MHz	11
Input Impedance	$Z_{IN}$	$V_{CC} = 10\text{ V}, I_3 = 2\text{ mA}$ $f = 1\text{ KHz}$	12	—	460	—	k $\Omega$	12
Output Impedance	$Z_{OUT}$	$I_3 = 2\text{ mA}, f = 1\text{ KHz}$	13	—	170	—	k $\Omega$	13
Common-Mode Rejection Ratio	CMR	$I_3 = 2\text{ mA}, f = 1\text{ KHz}$	—	—	65	—	dB	—
AGC Range	AGC	$I_3 = 2\text{ mA}, f = 1\text{ KHz}$ Terminal No.3 Grounded	11	—	60	—	dB	—

TYPICAL STATIC CHARACTERISTICS




Fig.2(a) - Typical input offset voltage vs quiescent bias current.




Fig.2(b) - Typical input offset voltage vs ambient temperature.




Fig.3(a) - Typical input offset current vs quiescent bias current.




Fig.3(b) - Typical input offset current vs ambient temperature.




Fig.4(a) - Typical quiescent bias current vs input bias current.




Fig.4(b) - Typical normalized input bias current vs ambient temperature.

STATIC CHARACTERISTICS




Fig. 5(a) - Typical quiescent operating current ratio vs quiescent bias current.




Fig. 5(b) - Typical quiescent operating current ratio vs ambient temperature.




Fig. 6 - Typical static base-to-emitter voltage characteristic vs emitter current for all transistors and forward diode voltage drops.




Fig. 7 - Typical base-to-emitter voltage characteristic vs ambient temperature for each transistor.




Fig. 8 - Typical collector-to-base cutoff current vs ambient temperature for each transistor.

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR




Fig.9 - Typical capacitance for each transistor.





Fig.10 - Typical gain-bandwidth product (f<sub>T</sub>) for each transistor vs emitter current.



Switches S<sub>1</sub> and S<sub>2</sub> in position 1 for one differential amplifier, position 2 for other differential amplifier.

Fig.11(a) - Test circuit for forward transmittance, -3 dB bandwidth, and AGC range.




Fig.11(b) - Typical differential amplifier forward transmittance with single-ended output vs frequency.




Fig.12(a) - Test circuit for input impedance.





Fig.12(b) - Typical input impedance vs frequency with output short-circuited.




DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR



$$Z_{OUT} = \frac{(30K \times 10K) \frac{V_2}{V_1}}{\frac{V_2}{V_1} (30K + 10K) - 10K}$$

92CS-15426

Fig.13(a) - Test circuit for output impedance.





92CS-15431

Fig.13(b) - Typical output impedance vs frequency with input short-circuited.

**DIMENSIONAL OUTLINE CA3050**

14-Lead Dual In-Line  
Ceramic Package JEDEC TO-116





SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A <sub>1</sub>	0.020	0.065		0.51	1.65
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.050	0.085		1.27	2.15
S	0.065	0.090		1.66	2.28

- NOTES
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.

92SS-441IRI

**DIMENSIONAL OUTLINE CA3051**

14-Lead Dual In-Line  
Plastic Package JEDEC TO-116



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

- NOTES
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.

92SS-4296RI


# **Linear IC Power-Control Circuits, Voltage Regulators, Analog Multiplier, and Computer-Interface Circuits**

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon

## CA3058, CA3059, CA3079



## Zero-Voltage Switches

For 50/60 and 400 Hz Thyristor Control Applications

### Features

- 24V, 120V, 208/230V, 277V at 50 60, or 400 Hz operation .....
- Differential Input .....
- Low Balance Input Current (max.) - $\mu$ A .....
- Built-in Protection Circuit for opened or shorted sensor (Term. 14) .....
- Sensor Range ( $R_X$ ) -  $k\Omega$  .....
- DC Mode (Term 12) .....
- External Trigger (Term. 6) .....
- External Inhibit (Term. 1) .....
- DC Supply Volts (max.) .....
- Operating Temperature Range - $^{\circ}$ C .....

	CA3058	CA3059	CA3079
24V, 120V, 208/230V, 277V at 50 60, or 400 Hz operation	✓	✓	✓
Differential Input	✓	✓	✓
Low Balance Input Current (max.) - $\mu$ A	1	1	2
Built-in Protection Circuit for opened or shorted sensor (Term. 14)	✓	✓	
Sensor Range ( $R_X$ ) - $k\Omega$	2 to 100	2 to 100	2 to 50
DC Mode (Term 12)	✓	✓	
External Trigger (Term. 6)	✓	✓	
External Inhibit (Term. 1)	✓	✓	
DC Supply Volts (max.)	14	14	10
Operating Temperature Range - $^{\circ}$ C	-55 to 125	-40 to 85	-40 to 85

RCA CA3058, CA3059, and CA3079 zero-voltage switches are monolithic silicon integrated circuits designed to control a thyristor in a variety of AC power switching applications for AC input voltages of 24 V, 120 V, 208/230 V, and 277 V at 50/60 and 400 Hz. Each of the zero-voltage switches incorporates 4 functional blocks (See Fig. 2) as follows:

1. Limiter-Power Supply - - Permits operation directly from an AC line.
2. Differential On/Off Sensing Amplifier - - Tests the condition of external sensors or command signals. Hysteresis or proportional-control capability may easily be implemented in this section.
3. Zero-Crossing Detector - - Synchronizes the output pulses of the circuit at the time when the AC cycle is at zero voltage point; thereby eliminating radio-frequency interference (RFI) when used with resistive loads.
4. Triac Gating Circuit - - Provides high-current pulses to the gate of the power controlling thyristor.

In addition, the CA3058 and CA3059 provide the following important auxiliary functions (See Fig. 2):

1. A built-in protection circuit that may be actuated to remove drive from the triac if the sensor opens or shorts.
2. Thyristor firing may be inhibited through the action of an internal diode gate connected to Terminal 1.
3. High-power dc comparator operation is provided by overriding the action of the zero-crossing detector. This is accomplished by connecting Terminal 12 to Terminal 7. Gate current to the thyristor is continuous when Terminal 13 is positive with respect to Terminal 9.

For an explanation of these functions see Operating Considerations, page 8. For detailed application information, see companion Application Note ICAN-6182, "Features and Applications of RCA Integrated-Circuit Zero-Voltage Switches (CA3058, CA3059, and CA3079)".

The CA3058 is designed to operate over the full military temperature range of -55 $^{\circ}$ C to +125 $^{\circ}$ C and is supplied in a hermetic 14-lead dual-in-line ceramic package. Types CA3059 and CA3079 are designed to operate over the temperature range of -40 $^{\circ}$ C to +85 $^{\circ}$ C and are supplied in 14-lead dual-in-line plastic packages.

### Applications

- Relay control
- Heater control
- Photosensitive control
- Valve control
- Lamp control
- Power one-shot control
- Synchronous switching of flashing lights
- On-off motor switching
- Differential comparator with self-contained power supply for industrial applications

### MAXIMUM RATINGS, Absolute Maximum Values, at $T_A = 25^{\circ}$ C

DC Supply Voltage (between Terms. 2 and 7):

CA 3058, CA3059	14	V
CA3079	10	V

DC Supply Voltage (between Terms. 2 and 8):

CA3058, CA3059	14	V
CA3079	10	V

Peak Supply Current (Terms. 5 and 7) .....

	$\pm 50$	mA
--	----------	----

Output Pulse Current (Term. 4) .....

	150	mA
--	-----	----

Power Dissipation:

Up to $T_A = 75^{\circ}$ C - CA3058	700	mW
Up to $T_A = 55^{\circ}$ C - CA3059, CA3079	700	mW
Above $T_A = 75^{\circ}$ C - CA3058	Derate Linearly 8 mW/ $^{\circ}$ C	
Above $T_A = 55^{\circ}$ C - CA3059, CA3079	Derate linearly 6.67 mW/ $^{\circ}$ C	

Ambient Temperature Range:

Operating		
CA3058	-55 to +125	$^{\circ}$ C
CA3059, CA3079	-40 to +85	$^{\circ}$ C
Storage	-65 to +150	$^{\circ}$ C

Lead Temperature (During Soldering)

At distance $1/16 \pm 1/32$ " (1.59 $\pm$ 0.79 mm)		
from case for 10 seconds max.	+ 265	$^{\circ}$ C




Fig.1—Schematic diagram of zero-voltage switches CA3058, CA3059 and CA3079. For functional block diagram see Fig. 2.

TERMINAL NO.	MAXIMUM VOLTAGE RATINGS $\alpha T_A = 25^\circ C$														MAXIMUM CURRENT RATINGS	
	1 Note 3	2	3	4	5 Note 1	6 Note 3	7	8	9	10	11	12 Note 3	13	14 Note 2,3	$I_{IN}$ mA	$I_{OUT}$ mA
1 Note 3	*	*	*	*	15 0	10 -2	*	*	*	*	*	*	*	*	10	0.1
2		0 -15	0 -15	2 -14	0 -14	0 -14	0 -14	0 -14	0 -14	0 -14	*	0 -14	0 -14	150	10	
3			0 -15	*	*	*	*	*	*	*	*	*	*	*	*	*
4				*	2 -10	*	*	*	*	*	*	*	*	*	0.1	150
5 Note 1					*	7 -7	*	*	*	*	*	*	*	*	50	10
6 Note 3						14 0	*	*	*	*	*	*	*	*	*	*
7							*	14 0	*	20 0	2.5 -2.5	14 0	6 -6	*	*	
8								10 0	*	*	*	*	*	0.1	2	
9									*	*	*	*	*	*	*	
10										*	*	*	*	*	*	
11											*	*	*	*	*	
12 Note 3												*	*	50	50	
13												*	*	*	*	
14 Note 3														2	2	

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2 to -10 volts.


Note 1 - Resistance should be inserted between Term. 5 and external supply or line voltage for limiting current into Term. 5 to less than 50 mA.

Note 2 - Resistance should be inserted between Term. 14 and external supply for limiting current into Term. 14 to less than 2 mA.

NOTE 3: For the CA3079 indicated terminal is internally connected and therefore, should not be used.

▲ For CA3079 (0 to -10V)

\* Voltages are not normally applied between these terminals; however, voltages appearing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.



AC Input Voltage (50/60 or 400 Hz) V AC	Input Series Resistor (RS) k Ω	Dissipation Rating for RS W
24	2	0.5
120	10	2
208/230	20	4
277	25	5

**NOTE:**

Circuitry, within shaded areas, not included in CA3079

■ See chart above

▲ IC = Internal Connection - - DO NOT USE (Terminal Restriction applies only to CA3079).

Fig.2—Functional block diagrams of the zero-voltage switches CA3058, CA3059 and CA3079. For schematic diagram see Fig. 1.





Fig.3a—DC supply voltage test circuit for CA3058, CA3059 and CA3079.

Fig.3b—DC supply voltage vs. TA for CA3058, CA3059 and CA3079.





Fig.3c—DC supply voltage vs. external load current for CA3058, CA3059 and CA3079.

Fig.4—Gate trigger current vs. gate trigger voltage for CA3058, CA3059 and CA3079.


ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise)  
All voltages are measured with respect to Terminal 7.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS				LIMITS			UNITS
		CIRCUIT	$T_A = 25^\circ\text{C}$ (Unless Indicated Otherwise)	Typical Characteristics Curves	Fig. No.	Min.	Typ.	Max.	
For Operating at 120V rms, 50-60 Hz (AC Line Voltage)*									
DC Supply Voltage: Inhibit Mode	$V_S$	3a	$R_S = 10\text{ k}\Omega, I_L = 0$	3b	6.1	6.5	7	V	
At 50/60 Hz			$R_S = 10\text{ k}\Omega, I_L = 0$	—	—	6.8	—	V	
At 400 Hz			$R_S = 5\text{ k}\Omega, I_L = 2\text{ mA}$	3c	—	6.4	—	V	
At 50/60 Hz			$R_S = 10\text{ k}\Omega, I_L = 0$	3b	6	6.4	7	V	
Pulse Mode			$R_S = 10\text{ k}\Omega, I_L = 0$	—	—	6.7	—	V	
At 50/60 Hz			$R_S = 10\text{ k}\Omega, I_L = 0$	—	—	6.3	—	V	
At 400 Hz			$R_S = 5\text{ k}\Omega, I_L = 2\text{ mA}$	3c	—	6.3	—	V	
At 50/60 Hz			$R_S = 10\text{ k}\Omega, I_L = 0$	—	5.5	—	7.5	V	
At 50/60 Hz (CA3058)			$T_A = -55\text{ to }125^\circ\text{C}$						
Gate Trigger Current	$I_{GT}(4)$	5a	Terms 3 and 2 connected, $V_{GT}=1\text{V}$	4	—	105	—	mA	
Peak Output Current (Pulsed): With Internal Power Supply	$I_{OM}(4)$	5a	Term. 3 open, Gate Trigger Voltage ( $V_{GT}$ ) = 0	5b	50	84	—	mA	
			Terms.3 and 2 connected, Gate Trigger Voltage ( $V_{GT}$ ) = 0	5b	90	124	—	mA	
With External Power Supply	$I_{OM}(4)$	6a	Term. 3 open, $V^+ = 12\text{V}$ , $V_{GT} = 0$	6b, c	—	170	—	mA	
			Terms 3 and 2 connected $V^+ = 12\text{V}$ , $V_{GT} = 0$	6b, c	—	240	—	mA	
Inhibit Input Ratio: All Types	$V_g/V_2$	7a	Voltage Ratio of Term. 9 to 2	7b	0.465	0.485	0.520	—	
CA3058			$T_A = -55\text{ to }125^\circ\text{C}$		0.450	—	0.520		
Total Gate Pulse Duration: * For positive dv/dt	$t_P$	8a	$C_{EXT} = 0$	8b	70	100	140	$\mu\text{s}$	
50-60 Hz			$C_{EXT} = 0, R_{EXT} = \infty$	8d	—	12	—	$\mu\text{s}$	
400 Hz	$t_N$	8a	$C_{EXT} = 0$	8b	70	100	140	$\mu\text{s}$	
For negative dv/dt			$C_{EXT} = 0, R_{EXT} = \infty$	8d	—	10	—	$\mu\text{s}$	
50-60 Hz	$t_{P1}$	8a	$C_{EXT} = 0$	8c	—	50	—	$\mu\text{s}$	
400 Hz			$R_{EXT} = \infty$	8c	—	60	—	$\mu\text{s}$	
Pulse Duration After Zero Crossing (50-60Hz): For positive dv/dt	$I_4$	—	$C_{EXT} = 0$	9	—	0.001	10	$\mu\text{A}$	
For negative dv/dt			$R_{EXT} = \infty$		—	—	20	$\mu\text{A}$	
Output Leakage Current Inhibit Mode: All Types	$I_4$	—	$T_A = -55\text{ to }125^\circ\text{C}$						
CA3058									
Input Bias Current: CA3058, CA3059, CA3079	$I_I$	10			—	220	1000	nA	
						220	2000	nA	
Common-Mode Input Voltage Range	$V_{CMR}$		Terms. 9 and 13 connected		—	1.5 to 5	—	V	
Sensitivity $\neq$ (Pulse Mode)	$\Delta V_{13}$	5a	Term. 12 open	12	—	6	—	mV	

\*Required voltage change at Term.13 to either turn OFF the triac when ON or turn ON the triac when OFF.

\*Pulse duration in 50 Hz applications is approximately 15% longer than shown in Fig. 8b


\*The values given in the Electrical Characteristics Chart at 120V also apply for operation at input voltages of 24V, 208/230V, and 277V, except for Pulse Duration. However, the series resistor ( $R_S$ ) must have the indicated value, shown in the chart in Fig. 2, for the specified input voltage.



ALL RESISTANCE VALUES ARE IN OHMS


92SS-4263

Fig. 5a—Peak output (pulsed) and gate trigger current with internal power supply test circuit for CA3058, CA3059 and CA3079.



92CS-18066


Fig. 5b— $I_{OM}$  vs.  $T_A$  for CA3058, CA3059 and CA3079.



ALL RESISTANCE VALUES ARE IN OHMS


92SS-4260

Fig. 6a—Peak output current (pulsed) with external power supply test circuit for CA3058 and CA3059.



92SS-4264

Fig. 6b— $I_{OM}$  vs. external power supply voltage for CA3058 and CA3059.



92CM-18064

Fig. 6c— $I_{OM}$  with external power supply vs.  $T_A$  for CA3058 and CA3059.






Fig. 7a—Input inhibit ratio test circuit for CA3058, CA3059 and CA3079.




Fig. 7b—Input inhibit voltage ratio vs. T<sub>A</sub> for CA3058, CA3059 and CA3079.




Fig. 8a—Gate pulse duration test circuit with associated waveform for CA3058, CA3059 and CA3079.




Fig. 8b—Total gate pulse duration vs. external capacitance for CA3058, CA3059 and CA3079.




Fig. 8c—Pulse duration after zero crossing vs. external capacitance for CA3058, CA3059 and CA3079.




Fig. 8d—Total gate pulse duration vs. external resistance for CA3058 and CA3059.




Fig.9—Output leakage current (inhibit mode) vs.  $T_A$  for CA3058, CA3059 and CA3079.




Fig.10—Input bias current test circuit for CA3058, CA3059 and CA3079.







Fig.11—Relative pulse width and location of zero-voltage crossing for 220-volt operation for CA3058, CA3059 and CA3079.




Fig.12—Sensitivity vs.  $T_A$ . 92CS-18072




Fig.13—Operating regions for built-in protection circuit for CA3058 and CA3059. 92SS-4283

**OPERATING CONSIDERATIONS**

**Power Supply Considerations for CA3058, CA3059 and CA3079**

The CA3058, CA3059 and CA3079 are intended for operation as self-powered circuits with the power supplied from an AC line through a dropping resistor. The internal supply is designed to allow for some current to be drawn by the auxiliary power circuits. Typical power supply characteristics are given in Figs. 3b and 3c.

**Power Supply Considerations for CA3058 and CA3059**

The output current available from the internal supply may not be adequate for higher power applications. In such applications an external power supply with a higher voltage should be used with a resulting increase in the output level. (See Fig. 5 for the peak output current characteristics). When an external power supply is used, Terminal 5 should be connected to Terminal 7 and the synchronizing voltage applied to Terminal 12 as illustrated in Fig. 5a.

**Operation of Built-in Protection for the CA3058, CA3059**

A special feature of the CA3058 and CA3059 is the inclusion of a protection circuit which, when connected, removes power from the load if the sensor either shorts or opens. The protection circuit is activated by connecting Terminal 14 to Terminal 13 as shown in Fig. 2. To assure proper operation of the protection circuit the following conditions should be observed:

1. Use the internal supply and limit the external load current to 2mA with a 5k  $\Omega$  dropping resistor.
2. Let the value of  $R_p$  and sensor resistance ( $R_X$ ) between 2k  $\Omega$  and 100k  $\Omega$ .

3. The ratio of  $R_X$  to  $R_p$ , typically, should be greater than 0.33 and less than 3. If either of these ratios is not met with an unmodified sensor over the entire anticipated temperature range, then either a series of shunt resistor must be added to avoid undesired activation of the circuit.

If operation of the protection circuit is desired under conditions other than those specified above, then apply the data given in Fig. 13.

**External Inhibit Function for the CA3058 and CA3059**


A priority inhibit command may be applied to Terminal 1. The presence of at least +1.2V at 10  $\mu$ A will remove drive from the thyristor. This required level is compatible with DTL or T<sup>2</sup>L logic. A logical 1 activates the inhibit function.

**DC Gate Current Mode for the CA3058 and CA3059**

Connecting Terminals 7 and 12 disables the zero-crossing detector and permits the flow of gate current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. Care must be exercised to avoid overloading the internal power supply when operating in this mode. A sensitive gate thyristor should be used with a resistor placed between Terminal 4 and the gate in order to limit the gate current.

Companion Application Notes, ICAN-6168 and ICAN-6268 provide detailed descriptions of the circuit operation and include many useful control applications for the zero-voltage switches.

**DIMENSIONAL OUTLINES 14-Lead Dual-In-Line Ceramic Package JEDEC MO-001-AD**



92SS-441IR1

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A1	0.020	0.065		0.51	1.65
B	0.014	0.020		0.356	0.508
B1	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E1	0.240	0.260		6.10	6.60
e1	0.100 TP		2	2.54 TP	
eA	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L2	0.000	0.030		0.000	0.76
$\alpha$	0°	15°		4 0°	15°
N	14			5	14
N1	0			6	0
Q1	0.050	0.085		1.27	2.15
S	0.065	0.090		1.66	2.28

**Note:**

The starred items differ for the 14-lead Dual-In-Line Plastic Package (JEDEC MO-001-AB) as follows:

A	.155	.200	3.94	5.08
A1		.050		1.27
Q1	.040	.075	1.02	1.90

**NOTES**


1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads within 0.006" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. eA applies in zone L2 when unit installed.
4.  $\alpha$  applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N1 is the quantity of allowable missing leads.



# Linear Integrated Circuits

Monolithic Silicon

## CA3094T, CA3094AT, CA3094BT



### Programmable Power Switch/ Amplifier

CA3094T: For Operation Up to 24 Volts  
CA3094AT: For Operation Up to 36 Volts  
CA3094BT: For Operation Up to 44 Volts

For Control & General-Purpose Applications

#### Features:

- Designed for *single* or dual power supply
- Programmable: strobing, gating, squelching, AGC capabilities
- Can deliver 3 watts (avg.) or 10 W (peak) to external load (in switching mode)
- High-power, single-ended class A amplifier will deliver power output of 0.6 watt (1.6 W device dissipation)
- Total harmonic distortion (THD) @ 0.6 W in class A operation — 1.4% typ.
- High current-handling capability — 100 mA (avg.), 300 mA (peak)

- Sensitivity controlled by varying bias current
- Output: "sink" or "drive" capability

The CA3094T<sup>▲</sup> is a differential-input power-control switch/amplifier with auxiliary circuit features for ease of programmability. For example, an error or unbalance signal can be amplified by the CA3094T to provide an on-off signal or proportional-control output signal up to 100 mA. This signal is sufficient to directly drive high-current thyristors, relays, dc loads, or power transistors. The CA3094T has the generic characteristics of the RCA-CA3080 operational amplifier directly coupled to an integral Darlington power transistor capable of sinking or driving currents up to 100 mA.

The gain of the differential input stage is proportional to the amplifier bias current ( $I_{ABC}$ ), permitting programmable variation of the integrated circuit sensitivity with either digital and/or analog programming signals. For example, at an  $I_{ABC}$  of 100  $\mu$ A, a one-millivolt change at the input will change the output from 0 to 100 mA (typical).

The CA3094T, CA3094AT, and CA3094BT utilize the 8-lead TO-5 package and differ only in supply-voltage rating. The CA3094T is intended for operation up to 24 volts and is especially useful for timing circuits, in automotive equipment, and in other applications where operation up to 24 volts is a primary design requirement (see Figs. 27, 28 and 29 in Applications Section). The CA3094AT and CA3094BT are like the CA3094T but are intended for operation up to 36 and 44 volts, respectively (single or dual supply).


Application Note ICAN-6668 describes the rudiments of Operational Transconductance Amplifiers (OTA's).

The CA3094T, CA3094AT, or CA3094BT can also be supplied on special request with formed leads as the CA3094S, CA3094AS, CA3094BS. This lead configuration conforms to that of the 8-lead dual-in-line (Mini-Dip) package. For terminal arrangements, see dimensional outlines on page 12.

<sup>▲</sup> Formerly Developmental No. TA6330.

#### APPLICATIONS:

- Error-signal detector: temperature control with thermistor sensor; speed control for shunt wound dc motor
- Over-current, over-voltage, over-temperature protectors
- Dual-tracking power supply with RCA-CA3085
- Wide-frequency-range oscillator ■ Analog timer
- Level detector ■ Alarm systems ■ Voltage follower
- Ramp-voltage generator ■ High-power comparator
- Ground-fault interrupter (GFI) circuits



Terminal Connections (Bottom View, Terminal End)

APPLICATION NOTE ICAN-6048 GIVES DETAILED APPLICATION INFORMATION FOR THE CA3094T, CA3094AT, AND CA3094BT.

**MAXIMUM RATINGS, *Absolute-Maximum Values:***

	CA3094T	CA3094AT	CA3094BT	
DC Supply Voltage:				
Dual Supply .....	± 12 V	± 18 V	± 22 V	V
Single Supply .....	24 V	36 V	44 V	V
DC Differential Input Voltage (Terminals 2 and 3) .....	± 5*			V
DC Common-Mode Input Voltage .....	Pin 4 ≤ Pins 2 & 3 ≤ Pin 7			
Peak Input Signal Current (Terminals 2 and 3) .....	± 1			mA
Peak Amplifier Bias Current (Terminal 5) .....	2			mA
Output Current:				
Peak .....	300			mA
Average .....	100			mA
Device Dissipation:				
Up to T <sub>A</sub> = 55°C:				
Without heat sink .....	630			mW
With heat sink .....	1.6			W
Above T <sub>A</sub> = 55°C:				
Without heat sink derate linearly .....	6.67			mW/°C
With heat sink derate linearly .....	16.7			mW/°C
Thermal Resistance (Junction to Air) .....	140			°C/W
Ambient Temperature Range:				
Operating .....	-55 to +125			°C
Storage .....	-65 to +150			°C
Lead Temperature (During Soldering):				
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. ....	+ 300			°C

\*Exceeding this voltage rating will not damage the device unless the peak input signal current (1 mA) is also exceeded.




Fig.1—Schematic diagram of CA3094T.

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  For Equipment Design

CHARACTERISTIC	SYMBOL	TEST CONDITIONS			LIMITS			UNITS
		Test Circuit Fig. No.	Single Supply $V^+ = 30\text{ V}$ Dual Supply $V^+ = 15\text{ V}$ , $V^- = 15\text{ V}$ $I_{ABC} = 100\ \mu\text{A}$ Unless Otherwise Specified	Char. Curves Fig. No.	Min.	Typ.	Max.	
<b>INPUT PARAMETERS</b>								
Input Offset Voltage	$V_{IO}$	17	$T_A = 25^\circ\text{C}$ $T_A = 0\text{ to }70^\circ\text{C}$	2	–	0.4	5	mV
Input-Offset-Voltage Change	$ \Delta V_{IO} $		Change in $V_{IO}$ Between $I_{ABC} = 100\ \mu\text{A}$ and $I_{ABC} = 5\ \mu\text{A}$		–	1	8	mV
Input Offset Current	$I_{IO}$	18	$T_A = 25^\circ\text{C}$ $T_A = 0\text{ to }70^\circ\text{C}$	3	–	0.02	0.2	$\mu\text{A}$
Input Bias Current	$I_I$	19	$T_A = 25^\circ\text{C}$ $T_A = 0\text{ to }70^\circ\text{C}$	4	–	0.2	0.50	$\mu\text{A}$
Device Dissipation	$P_D$	18	$I_{out} = 0$	5, 6	8	10	12	mW
Common-Mode Rejection Ratio	$CMRR$	20			70	110	–	dB
Common-Mode Input– Voltage Range	$V_{CMR}$	20	$V^+ = 30\text{ V}$ $\frac{\text{High}}{\text{Low}}$	7	27	28.8	–	V
			$V^+ = 15\text{ V}$ $V^- = 15\text{ V}$		7	+12	+13.8	–
Unity Gain-Bandwidth			$I_C = 7.5\text{ mA}$ $V_{CE} = 15\text{ V}$ $I_{ABC} = 500\ \mu\text{A}$		–	30	–	MHz
Open-Loop Bandwidth At –3 dB Point	$BW_{OL}$		$I_C = 7.5\text{ mA}$ $V_{CE} = 15\text{ V}$ $I_{ABC} = 500\ \mu\text{A}$	12	–	4	–	kHz
Total Harmonic Distortion (Class A Operation)	THD		$P_D = 220\text{ mW}$ $P_D = 600\text{ mW}$		–	0.4	–	%
Amplifier Bias Voltage (Terminal (No.5 to Terminal No.4)	$V_{ABC}$				–	0.68	–	V
Input Offset Voltage Temperature Coefficient	$\Delta V_{IO}/\Delta T$				–	4	–	$\mu\text{V}/^\circ\text{C}$
Power-Supply Rejection	$\Delta V_{IO}/\Delta V$	17			–	15	150	$\mu\text{V}/\text{V}$
1/F Noise Voltage	$E_N$	21	$f = 10\text{ Hz}$ $I_{ABC} = 50\ \mu\text{A}$	8	–	18	–	$n\sqrt{\text{Hz}}$
1/F Noise Current	$I_N$	21	$f = 10\text{ Hz}$ $I_{ABC} = 50\ \mu\text{A}$	9	–	1.8	–	$\text{pA}/\sqrt{\text{Hz}}$
Differential Input Resistance	$R_I$		$I_{ABC} = 20\ \mu\text{A}$		0.50	1	–	$\text{M}\Omega$
Differential Input Capacitance	$C_I$		$f = 1\text{ MHz}$ $V^+ = 30\text{ V}$		–	2.6	–	pF

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  For Equipment Design

CHARACTERISTIC	SYMBOL	TEST CONDITIONS			LIMITS			UNITS
		Test Circuit Fig. No.	Single Supply $V^+ = 30\text{ V}$ Dual Supply $V^+ = 15\text{ V}$ , $V^- = -15\text{ V}$ $I_{ABC} = 100\ \mu\text{A}$ Unless Otherwise Specified	Char. Curves Fig. No.	Min.	Typ.	Max.	
<i>OUTPUT PARAMETERS (Differential Input Voltage = 1V)</i>								
Peak Output Voltage: (Terminal No. 6) With Q13 "ON" With Q13 "OFF"	$V^{+OM}$ $V^{-OM}$		$V^+ = 30\text{ V}$ $R_L = 2\text{ k}\Omega$ to ground		26 —	27 0.01	— 0.05	V V
Peak Output Voltage: (Terminal No. 6) Positive Negative	$V^{+OM}$ $V^{-OM}$		$V^+ = +15\text{ V}$ , $V^- = -15\text{ V}$ $R_L = 2\text{ k}\Omega$ to $-15\text{ V}$		+11 —	+12 -14.99	— -14.95	V V
Peak Output Voltage: (Terminal No. 8) With Q13 "ON" With Q13 "OFF"	$V^{+OM}$ $V^{-OM}$		$V^+ = 30\text{ V}$ $R_L = 2\text{ k}\Omega$ to $30\text{ V}$		29.95 —	29.99 0.040	— —	V V
Peak Output Voltage: (Terminal No. 8) Positive Negative	$V^{+OM}$ $V^{-OM}$		$V^+ = 15\text{ V}$ , $V^- = -15\text{ V}$ $R_L = 2\text{ k}\Omega$ to $+15\text{ V}$		+14.95 —	+14.99 14.96	— —	V V
Collector-to-Emitter Saturation Voltage (Terminal No. 8)	$V_{CE(sat)}$		$V^+ = 30\text{ V}$ $I_C = 50\text{ mA}$ Terminal No. 6 grounded	10	—	0.17	0.80	V
Output Leakage Current (Terminal No. 6 to Terminal No. 4)			$V^+ = 30\text{ V}$		—	2	10	$\mu\text{A}$
Composite Small-Signal Current Transfer Ratio (Beta) (Q <sub>12</sub> and Q <sub>13</sub> )	$h_{fe}$		$V^+ = 30\text{ V}$ $V_{CE} = 5\text{ V}$ $I_C = 50\text{ mA}$	11	16,000	100,000	—	
Output Capacitance: Terminal No. 6 Terminal No. 8	$C_O$		$f = 1\text{ MHz}$ All Remaining Terminals Tied to Terminal No. 4		— —	5.5 17	— —	pF pF
<i>TRANSFER PARAMETERS</i>								
Voltage Gain	A	22	$V^+ = 30\text{ V}$ $I_{ABC} = 100\ \mu\text{A}$ $\Delta V_{out} = 20\text{ V}$ $R_L = 2\text{ k}\Omega$	12	20,000 86	100,000 100	— —	V/V dB
Forward Transconductance To Terminal No. 1	$g_m$			13	1650	2200	2750	$\mu\text{mhos}$
Slew Rate: Open Loop: Positive Slope Negative Slope		23	$I_{ABC} = 500\ \mu\text{A}$ $R_L = 2\text{ k}\Omega$	14	— —	500 50	— —	V/ $\mu\text{s}$ V/ $\mu\text{s}$
Unity Gain (Non-Inverting, Compensated)		24	$I_{ABC} = 500\ \mu\text{A}$ $R_L = 2\text{ k}\Omega$	15	—	0.7	—	V/ $\mu\text{s}$

Typical Characteristics Curves




Fig. 2—Input offset voltage vs. amplifier bias current ( $I_{ABC}$ , terminal No. 5).

92CS-17588




Fig. 3—Input offset current vs. amplifier bias current ( $I_{ABC}$ , terminal No. 5).

92CS-17589




Fig. 4—Input bias current vs. amplifier bias current ( $I_{ABC}$ , terminal No. 5).

92CS-20414




Fig. 5—Device dissipation vs. amplifier bias current ( $I_{ABC}$ , terminal No. 5).

92CS-20385




Fig. 6—Amplifier supply current vs. amplifier bias current ( $I_{ABC}$ , terminal No. 5).

92CS-20386




Fig. 7—Common mode input voltage vs. amplifier bias current ( $I_{ABC}$ , terminal No. 5).

92CS-20387



Typical Characteristics Curves




Fig. 8—1/F Noise voltage vs. frequency.




Fig. 9—1/F Noise current vs. frequency.




Fig. 10—Collector-emitter saturation voltage vs. collector current of output transistor Q<sub>13</sub>.




Fig. 11—Composite dc beta vs. collector current of Darlington-connected output transistors Q<sub>12</sub>, Q<sub>13</sub>.




Fig. 12—Open-loop voltage gain vs. frequency.




Fig. 13—Forward transconductance vs. amplifier bias current.

## Typical Characteristics Curves




Fig. 14—Slew rate vs. amplifier bias current.




Fig. 15—Slew rate vs. closed-loop voltage gain.




Fig. 16—Phase compensation capacitance and resistance vs. closed-loop voltage gain.

## OPERATING CONSIDERATIONS

The "Sink" Output (terminal No. 8) and the "Drive" Output (terminal No. 6) of the CA3094T are not inherently current (or power) limited. Therefore, if a load is connected between terminal No. 6 and terminal No. 4 ( $V^-$  or ground), it is important to connect a current-limiting resistor between terminal 8 and terminal No. 7 ( $V^+$ ) to protect transistor Q13 under shorted load conditions. Similarly, if a load is connected between terminal No. 8 and terminal No. 7, the current-limiting resistor should be connected between terminal 6 and terminal No. 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100-ohm current-limiting resistor be inserted between terminal No. 7 and the  $V^+$  supply.

## TEST CIRCUITS

## 1/F Noise Measurement Circuit

When using the CA3094T, AT, or BT audio amplifier circuits, it is frequently necessary to consider the noise performance of the device. Noise measurements are made in the circuit shown in Fig. 21. This circuit is a 30-dB, non-inverting amplifier with emitter-follower output and phase compensation from terminal No. 2 to ground. Source resistors ( $R_s$ ) are set to  $0. \Omega$  or  $1 \text{ M}\Omega$  for  $E$  noise and  $I$  noise measurements, respectively. These measurements are made at frequencies of 10 Hz, 100 Hz, and 1 kHz with a 1-Hz measurement bandwidth. Typical values for 1/f noise at 10 Hz and  $50 \mu\text{A } I_{ABC}$  are  $E_n = 18 \text{ nV}/\sqrt{\text{HZ}}$  and  $I_n = 1.8 \text{ pA}/\sqrt{\text{HZ}}$ .

Test Circuits




Fig. 17—Input offset voltage and power-supply rejection test circuit.




Fig. 20—Common-mode range and rejection ratio test circuit.




Fig. 18—Input offset current test circuit.




Fig. 19—Input bias current test circuit.




Fig. 21—1/f noise test circuit.




Fig. 22—Open-loop gain vs. frequency test circuit.

Test Circuits (cont'd)




Fig. 23—Open-loop slew rate vs.  $I_{ABC}$  test circuit.




Fig. 24—Slew rate vs. non-inverting unity gain test circuit.




Fig. 25—Phase compensation test circuit.




Fig. 26—Presettable analog timer.

TYPICAL APPLICATIONS

For Additional Application Information, refer to Application Note ICAN-6048 "Some Applications of a Programmable Power/Switch Amplifier IC".


Design Considerations

The selection of the optimum amplifier bias current ( $I_{ABC}$ ) depends on —

1. The Desired Sensitivity — the higher the  $I_{ABC}$ , the higher the sensitivity — i.e., a greater-drive current capability at the output for a specific voltage change at the input
2. Required Input Resistance — the lower the  $I_{ABC}$ , the higher the input resistance


If the desired sensitivity and required input resistance are not known and are to be experimentally determined, or the anticipated equipment design is sufficiently flexible to tolerate a wide range of these parameters, it is recommended that the equipment designer begin his calculations with an  $I_{ABC}$  of 100  $\mu A$ , since the CA3094 is characterized at this value of amplifier bias current.

The CA3094 is extremely versatile and can be used in a wide variety of applications:



WHERE  $\frac{E_{OUT}}{E_{IN}} = f(\frac{Z_2}{Z_1})$  DEPENDS ON THE CHARACTERISTICS OF  $Z_1$  AND  $Z_2$


Fig. (a) As an inverting op-amp.



WHERE  $E_{OUT} = E_{IN}$


\*IN SINGLE-ENDED OUTPUT OPERATION, THE CA3094 MAY REQUIRE A PULL UP OR PULL DOWN RESISTOR

Fig. (b) In a non-inverting mode as a follower.



92CS-20405

Typical Applications (cont'd)



Problem: To calculate the maximum value of R required to switch a 100-mA output current comparator

Given:  $I_{ABC} = 5 \mu A$ ,  $R_{ABC} = 3.6 M\Omega \approx \frac{18 V}{5 \mu A}$

$I_I = 500 \text{ nA}$  @  $I_{ABC} = 100 \mu A$  (from Fig. 4)

$I_I = 5 \mu A$  can be determined by drawing a line on Fig. 4 through  $I_{ABC} = 100 \mu A$  and  $I_B = 500 \text{ nA}$  parallel to the typical  $T_A = 25^\circ C$  curve.

Then:  $I_I = 33 \text{ nA}$  @  $I_{ABC} = 5 \mu A$

$$R_{max} = \frac{18 - 12 \text{ volts} = 180 M\Omega @ T_A = 25^\circ C}{33 \text{ nA}}$$

$$R_{max} = 180 M\Omega \times 2/3^* = 120 M\Omega @ T_A = -55^\circ C$$

\*Ratio of  $I_I$  at  $T_A = +25^\circ C$  to  $I_I$  at  $T_A = -55^\circ C$  for any given value of  $I_{ABC}$ .

Fig.27—RC timer.






Fig.28—Free-running pulse generator.




92CS-20384

On a negative-going transient at input (A), a negative pulse at C will turn "on" the CA3094, and the output (E) will go from a low to a high level.

At the end of the time constant determined by  $C_1$ ,  $R_1$ ,  $R_2$ ,  $R_3$ , the CA3094 will return to the "off" state and the output will be pulled low by  $R_{LOAD}$ . This condition will be independent of the interval when input A returns to a high level.

Fig.29—RC timer triggered by external negative pulse.



92CS-20408

Fig.30—Single-supply astable multivibrator.

Typical Applications (cont'd)




Fig.31—Op-amp astable multivibrator (dual-supply).






Fig.32—Comparator/threshold detector.

Typical Applications (cont'd)



REGULATION:


$$\text{MAX. LINE} = \frac{\Delta V_{\text{OUT}}}{[V_{\text{OUT}}(\text{INITIAL})] \Delta V_{\text{IN}}} \times 100 = 0.075\% / V$$

$$\text{MAX. LOAD} = \frac{\Delta V_{\text{OUT}}}{V_{\text{OUT}}(\text{INITIAL})} \times 100 = 0.075\% V_{\text{OUT}}$$

(I<sub>L</sub> FROM 1 TO 50 mA)


92CM-20560

Fig.33—Dual tracking voltage regulator.



92CM 20270

Fig.34—Temperature controller.



**TYPICAL PERFORMANCE DATA – For 12-W Audio Amplifier Circuit**

Power Output (8Ω load, Tone Control set at "Flat")

Music (at 5% THD, regulated supply) . . . . . 15 W

Continuous (at 0.2% IMD, 60 Hz & 2 kHz mixed in a 4:1 ratio, unregulated supply) See Fig. 8 In ICAN-6048 . . . . . 12 W

Total Harmonic Distortion

At 1 W, unregulated supply . . . . . 0.05 %

At 12 W, unregulated supply . . . . . 0.57 %

Voltage Gain . . . . . 40 dB


Hum and Noise (Below continuous Power Output) . . . . . 83 dB

Input Resistance . . . . . 250 kΩ

Tone Control Range . . . . . See Fig. 9 In ICAN-6048


Fig.35—12-watt amplifier circuit featuring a true-complementary output stage with CA3094 in driver stage.

**8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS**



**DIMENSIONAL OUTLINES**


**8-LEAD TO-5 JEDEC MO-002-AL**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
ØB	0.016	0.019	3	0.407	0.482
ØB <sub>1</sub>	0.125	0.160		3.18	4.06
ØB <sub>2</sub>	0.016	0.021	3	0.407	0.533
ØD	0.335	0.370		8.51	9.39
ØD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
e	45° TP			45° TP	
N	8	6		8	
N <sub>1</sub>	3	5		3	

1. Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. ØB applies between L<sub>1</sub> and L<sub>2</sub>; ØB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. ØD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.





## Programmable Comparator - - With Memory

### Features:

- Programmable operating current
- Micro-power standby dissipation
- Directly controls current up to 150 mA
- Low input on/off current of less than 1 nA for programmable bias current of 1  $\mu$ A
- Built-in hysteresis: 10 mV max.
- Programmable hysteresis: 10 mV to  $V^+$
- Dual reference input
- High sensor range: 100  $\Omega$  to 100 M $\Omega$
- Stable predictable switching levels
- Temperature-compensated reference voltage

### Applications:

- Control of relays, heaters, LED's, lamps, photo-sensitive devices, thyristors, solenoids, etc.
- Signal reconditioning
- Phase and frequency modulators
- On/off motor switching
- Schmitt triggers, level detectors
- Time delays
- Overvoltage, overcurrent, overtemperature protection
- Battery-operated equipment
- Square and triangular-wave generators

RCA-CA3099E\* Programmable Comparator is a monolithic silicon integrated circuit designed to control high-operating-current loads such as thyristors, lamps, relays, etc. The CA3099E can be operated with either a single power supply with maximum operating voltage of 16 volts, or a dual power supply with a maximum operating voltage of  $\pm 8$  volts. It can directly control currents up to 150 mA. It operates with microwatt standby power dissipation when the current to be

controlled is less than 30 mA. The CA3099E contains the following six (6) major circuit-function features (Figure 1):

1. **Differential amplifiers and summer;** the circuit uses two differential amplifiers, one to compare the input voltage with the "high" reference, and the other to compare the input with the "low" reference. The resultant output of the differential amplifiers actuates a summer circuit which delivers a trigger that initiates a change in state of a flip-flop.




Fig. 1—Block diagram of CA3099E programmable comparator.  
(See page 3 for general description of circuit operation.)

Major Circuit-Function Features (Cont'd)


Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$ :

- Flip-flop**; the flip-flop functions as a bistable "memory" element that changes state in response to each trigger command.
- Driver and output stages**; these stages permit the circuit to "sink" maximum peak load currents up to 150 mA at terminal 3.
- Programmable operating current**; the circuit incorporates a separate terminal to permit programming the desired quiescent operating current and performance parameters.
- Internal sources of reference voltage and programmable bias current**; an integral circuit supplies a temperature-compensated reference voltage ( $V_B/2$ ) which is about 1/2 of the externally applied bias voltage ( $V_B$ ). Additionally, integral circuitry can optionally be used to supply an uncompensated constant-current source of bias ( $I_{BIAS}$ ).
- Voltage regulator**; provides optional on-chip voltage regulation when power for the CA3099E is provided by an unregulated supply.

Supply Voltage Between Terminals 10 and 4, 9 and 4, 8 and 4	16	V
Output Voltage Between Terminals 7 and 4, and 3 and 4	16	V
Differential Input Voltage Between Terminals 14 and 1, and Terminals 13 and 14	10	V
Operating Voltage Range:		
Term. 14	0 V to $V^+$	
Term. 13	2.0 V to $V^+$	
Term. 1	0 V to $V^+$ minus 2.0 V	
Load Current (Term. 3)	150	mA
Input Current to Voltage Regulator (Term. 5)	25	mA
Programming Bias Current (Term. 2)	1	mA
Output Current Control (Term. 7)	15	mA
Power Dissipation:		
Up to $T_A = 55^\circ\text{C}$	750	mW
Above $T_A = 55^\circ\text{C}$	Derate Linearly at	6.67 mW/ $^\circ\text{C}$
Ambient Temperature Range:		
Operating	-55 to +125	$^\circ\text{C}$
Storage	-65 to +150	$^\circ\text{C}$
Lead Temperature (During Soldering):		
At distance not less than 1/32 inch (3.17 mm) from seating plane for 10 s maximum	+265	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$  (Unless otherwise indicated)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS $T_A = 25^\circ\text{C}$ Unless Otherwise Indicated	FIG. No.	LIMITS			UNIT
				MIN.	TYP.	MAX.	
Reference Voltage	$V_{REF}$	Term. 9 = 12 V, Term. 4 = Grd, Term. 11 = Test	—	5.7	6	6.3	V
Reference Voltage Temperature Coefficient			—	—	100	—	$\mu\text{V}/^\circ\text{C}$
Regulated Supply Voltage	$V_{REG}$	Term. 5 1K to 12V, Term. 4 = Grd, Term. 6 10K to Grd	5	6	7.2	8	V
Regulated Supply Voltage Temperature Coefficient			5	—	2.9	—	mV/ $^\circ\text{C}$
Input Offset Voltage: "Low" Reference	$V_{IO(LR)}$	$V_{LR} = \text{Grd}, V_{HR} = 3\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	20, 6	-8	-3	2	mV
"High" Reference		$V_{HR} = \text{Grd}, V_{LR} = -3\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	20, 7	-5	$\pm 1$	5	
"Low" Reference Temp. Coefficient		-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$	20, 8	—	4.5	20	$\mu\text{V}/^\circ\text{C}$
"High" Reference Temp. Coefficient		-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$	20, 9	—	$\pm 8.2$	$\pm 20$	
Min. Hysteresis Voltage	$V_{IO(HR-LR)}$	$V_{REG} = 6\text{ V}, V^+ = 12\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	21, 10	—	3	10	mV
Min. Hysteresis Voltage Temperature Coefficient			-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$	11	—	6.7	20
Output Saturation Voltage	$V_{CE(SAT)}$	$V_I = 4\text{ V}, V_{REG} = 6\text{ V}, V^+ = 12\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	21, 12, 13	—	0.72	1.2	V
Total Supply Current: $I_{TOTAL}$ "ON"	$I_{TOTAL}$	$V_I = 4\text{ V}, V_{REG} = 6\text{ V}, V^+ = 12\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	21, 14, 15	600	710	800	$\mu\text{A}$
$I_{TOTAL}$ "OFF"		$V_I = 8\text{ V}, V_{REG} = 6\text{ V}, V^+ = 12\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	21, 14, 15	420	560	750	
Input Bias Current: $I_B$ (p-n-p)	$I_B$	$V_I = 4\text{ V}, V_{REG} = 6\text{ V}, V^+ = 12\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	21, 16, 17	—	33	200	nA
$I_B$ (n-p-n)		$V_I = 8\text{ V}, V_{REG} = 6\text{ V}, V^+ = 12\text{ V}, I_{BIAS} = 100\ \mu\text{A}$	21, 16, 17	—	20	60	
Output Leakage Current	$I_{CE(OFF)}$	Current from Term. 3 when Q46 is "OFF"	—	—	—	10	$\mu\text{A}$
Internal Bias Current	$I_{IBC}$		18, 19	120	200	280	
Switching Times:							ns
Delay	$t_d$	$I_C = 100\ \mu\text{A}$ $I_{BIAS} = 100\ \mu\text{A}$	22	—	600	—	
Fall	$t_f$	$V^+ = 5\text{ V}$	22	—	50	—	
Rise	$t_r$	$V_{REG} = 2.5\text{ V}$	22	—	500	—	
Storage	$t_s$		22	—	4.5	—	



92CM-20997

Fig.2—Schematic diagram of CA3099E.

### General Description of Circuit Operation (Refer to Fig.1)

When the signal-input voltage of the CA3099E is equal to or less than the "low" reference voltage (LR), current flows from an external power supply through a load connected to terminal 3 ("sink" output). This condition is maintained until the signal-input voltage rises to or exceeds the "high" reference voltage (HR), thereby effecting a change in the state of the flip-flop (memory) such that the output stage interrupts current flow in the external load. This condition, in turn, is maintained until such time as the signal again becomes equal to or less than the "low" reference voltage (VR).

The CA3099E comparator is unique in that it contains circuit provisions to permit programmability. This feature provides flexibility to the designer to optimize quiescent power consumption, input-circuit characteristics, hysteresis, and additionally permits independent control of the comparator, namely, pulsing, strobing, keying, squelching, etc. Programmability is accomplished by means of the bias current ( $I_{bias}$ ) supplied to terminal 2. As an alternative to externally supplied bias current, the CA3099E contains an internal

source of regulated bias current accessible at terminal 12. This internal source of bias current is developed by two alternative methods; in the first method, bias voltage ( $V_b$ ) applied at terminal 9 develops a source of temperature-compensated reference voltage ( $\approx V_b/2$ ) at terminal 11 and additionally supplies a source of bias current at terminal 12 via line "A". Alternately, when a positive supply voltage is applied at terminal 8, a source of constant-current biasing is provided at terminal 12 via line "B".

An auxiliary means of controlling the magnitude of load-current flow at terminal 3 is provided by "sinking" current into terminal 7. The CA3099E contains an on-chip voltage regulator which may optionally be used to regulate the voltages and bias currents (exclusive of the load current at terminal 3) needed for the operation of the IC.

Fig. 2 is the schematic diagram of the CA3099E. Figs. 3 and 4 are, respectively, functional and logic diagrams of CA3099E operation.




Fig. 3 - Functional diagram.




Fig. 4 - Logic diagram.

TYPICAL CHARACTERISTIC CURVES




Fig. 5 - Regulated supply voltage vs. ambient temperature.




Fig. 6 - Input-offset voltage ("low" reference) vs. programming bias current.




Fig. 7 - Input-offset voltage ("high" reference) vs. programming bias current.




Fig. 8 - Input-offset voltage ("low" reference) vs. ambient temperature.




Fig. 9 - Input-offset voltage ("high" reference) vs. ambient temperature.




Fig. 10 - Min. hysteresis voltage vs. programming bias current.




Fig. 11 - Min. hysteresis voltage vs. ambient temperature.




Fig. 12 - Output saturation voltage vs. output sink current.




Fig. 13 - Output saturation voltage vs. ambient temperature.




Fig. 14 - Total supply current vs. programming bias current.




Fig. 15 - Total supply current vs. ambient temperature.




Fig. 16 - Input bias current vs. programming bias current.




Fig. 17 - Input bias current vs. ambient temperature.




Fig. 18 - Internal bias current vs. supply voltage.




Fig. 19 - Internal bias current vs. ambient temperature.




Fig. 20 - Input-offset voltage test circuit.




Fig. 22 - Switching time test circuit.




Fig. 23(b) - Time delay circuit: "sink" current interrupted after T seconds.




Fig. 21 - Min. hysteresis voltage, total supply current, and input bias current test circuit. +6V






Fig. 23(a) - Time delay circuit: Terminal 3 "sinks" after T seconds.





NOTE: CIRCUIT DOES NOT EXHIBIT SPURIOUS "HALF-CYCLE" CONDUCTION EFFECTS

Fig. 24 - Sensitive temperature control.



R1 FOR SETTING "HIGH" REFERENCE VOLTAGE  
 R2 FOR SETTING "LOW" REFERENCE VOLTAGE  
 R3 FOR VARIATION OF HYSTERESIS  
 Fig. 25 — OFF/ON control of triac with programmable hysteresis.

**DIMENSIONAL OUTLINE**  
**14-Lead Dual-in-line Plastic Package — JEDEC MO-001-AB**



DESIRED t <sub>ON</sub> (ms)	VALUE OF C1 (μF)
15	0.01
150	0.1
300	0.2

Fig. 26 — One-shot multivibrator.

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R1

- NOTES:
1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".





Fig. 27 — Sine-wave to square-wave converter with duty-cycle adjustment (V<sub>1</sub> and V<sub>2</sub>).





## Photo Detector and Power Amplifier

For Photoelectric Control Applications

### Features

- 100 mA output-current capability — can drive a relay or thyristor directly
- 5 to 15 volt dc supply voltage
- Compact — complete system in a TO-5 style package
- Compatible with RCA-40736R Infrared Emitter

The CA3062\* is an integrated circuit consisting of a photosensitive section, an amplifier, and a pair of high-current output transistors on a single monolithic chip.

The photosensitive section consists of Darlington pairs and affords high sensitivity. The power amplifier has a differential configuration which provides complementing outputs in response to a light input — normally "ON" and normally "OFF". The separate photodetector, amplifier, and high-current switch provide flexibility of circuit arrangement. This feature plus the high current capability of the output section, can now provide the user with a complete system particularly useful in photoelectric control applications utilizing IR emitters and visible-light sources.

\*Formerly developmental type TA5371B.

### Applications

- Counters
- Sorting
- Level controls
- Inspection
- Intrusion alarms
- Position sensor
- Edge monitoring
- Isolators




Fig. 1 - Light operated relay using CA3062.

**ABSOLUTE-MAXIMUM RATINGS**

**DISSIPATION:**

- Up to  $T_A = 55^\circ\text{C}$  . . . . . 700 mW
- Above  $T_A = 55^\circ\text{C}$  . . . . . Derate linearly 5.6 mW/°C
- At Case Temperature ( $T_C \leq 55^\circ\text{C}$ ) . . . . . 1.5 W
- Above  $T_C = 55^\circ\text{C}$  . . . . . Derate linearly 16 mW/°C

**TEMPERATURE RANGE:**

- Operating . . . . . -55°C to +125°C
- Storage . . . . . -65°C to +150°C

**LEAD TEMPERATURE (During soldering):**

- At distance  $\geq 1/32$  in (3.17 mm) from seating plane for 10 s max . . . . . +300°C

**Maximum Voltage Ratings**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 3 is +15 to 0 volts.

**Maximum Current Ratings**

TERMINAL No.	10	11	12	1	2	3	4	5	6	7	8
9	0 -9	+2 -5	*	*	*	*	*	*	*	*	*
10		+9 0		*	*	*	*	*	*	*	+15 0
11			+5 -2	*	*	*	*	*	*	*	*
12				*	*	*	*	*	*	*	*
1					*	*	*	*	*	+5 -5	+3 -3
2						+15 0	*	*	*	*	+15 0
3							*	*	*	*	+5 0
4								*	*	*	+9 0
5									0 -15	*	+5 0
6										*	+15 0
7											+3 -3
8	Reference Substrate and Case										

TERMINAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
9	1	0.1
10	5	0.1
11	0.1	5
12	1	0.1
1	1	0.1
2	100	0.1
3	0.1	100
4	10	1
5	0.1	100
6	100	0.1
7	1	0.1
8	1	10

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	MEASURE- MENT TERMINAL Nos.	TEST CIR- CUIT FIG.	CA3062 LIMITS				TYPICAL CHARAC- TERISTICS CURVES FIG.
					MIN.	TYP.	MAX.	UNITS	
<b>STATIC CHARACTERISTICS</b>									
Photo Darlington Section:		$E = 0$ lumens/ft <sup>2</sup>							
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1$ mA	10-11	—	10	—	—	V	—
Emitter to Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 0.1$ mA, $E = 0$	9-11 12-11	—	10	—	—	V	—
Dark Current	$I_{DARK}$	$V_{CE} = 7.5$ V, $E = 0$	10	3	—	0.1	30	$\mu\text{A}$	—
Photo Current	$I_P$	$V_{CE} = 7.5$ V $E = 8$ lumens/ft <sup>2</sup>	10		—	60	—	$\mu\text{A}$	4
Wavelength of Max. Sensitivity	$\lambda_{max.}$				—	725	—	Note 2 nm	5
Relative Angular Sensitivity				—	—	—	—	—	6
Area of Each Photo Transistor				—	$1.3 \times 10^{-4}$ cm <sup>2</sup>				—
Amplifier Section Output Transistor:									
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO6}$ $V_{(BR)CEO7}$	$I_C = 1$ mA	2-3 6-5	—	15	—	—	V	—
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO6}$ $V_{(BR)EBO7}$	$I_E = 1$ mA	3-8 6-8	—	5	—	—	V	—
DC Supply Current	$I_{SUPPLY}$	$V_4 = 7.5$ V	4	—	—	5.5	10	mA	—
Sensitivity: Illumination, For Normal "OFF" Output	$E_{ON}$	Set light input for $I_6 = 70$ mA	6	7, 15,	—	8	70	Notes 1, 3 lumens per ft <sup>2</sup>	9, 11
For Normal "ON" Output	$E_{OFF}$	Set light input for $I_2 = 5$ mA	2	17	—	10	—		8, 10
<b>DYNAMIC CHARACTERISTICS</b>									
Overall Response Time: Turn-On Time	$t_{on}$	$E = 700$ $\mu\text{W}/\text{cm}^2$ at $\lambda = 930$ nm	—	12	—	38	—	$\mu\text{s}$	13, 14
Rise Time	$t_r$				—	125	—	$\mu\text{s}$	
Turn-Off Time	$t_{off}$				—	43	—	$\mu\text{s}$	
Fall Time	$t_f$				—	20	—	$\mu\text{s}$	

## NOTES

- (1) Tungsten filament light source at a color temperature of 2854K.
- (2) One (1) nanometer = 10 Angstrom units.
- (3) A radiant flux density of  $7.5 \mu\text{W}/\text{cm}^2$  at 725 nm produces the same photocurrent as 1 lumen/ft<sup>2</sup> from a tungsten filament lamp at a color temperature of 2854K.




Fig. 2 - Schematic diagram of CA3062.




Fig. 3 - Test circuit for photocurrent and typical spectral response of photosensitive Darlington unit.




Fig. 4 - Photocurrent as a function of radiant flux.




Fig. 5 - Typical spectral response of photosensitive Darlington unit.




Fig. 6 - Relative angular sensitivity.




Fig. 7 - Test circuit for sensitivity and dc current measurement.




Fig. 8 - Load current ( $I_2$ ) vs. illumination as a function of supply volts.




Fig. 9 - Load current ( $I_6$ ) vs. illumination as a function of supply volts.




Fig. 10 - Load current ( $I_2$ ) vs. illumination as a function of case temperature.






Fig. 11 - Load current ( $I_6$ ) vs. illumination as a function of case temperature.




92CS-15575R1

Fig. 12 - Response time test circuit.




92CS-15576R1

Fig. 13 - Waveforms for measurement of response time.



92CS-16049

Fig. 14 - Response time as a function of radiant flux density.



92CS-15582R1

Fig. 15 - Circuit diagram for "ON-OFF" photoelectric control applications.

**OPERATING CONSIDERATIONS**

**Switching Service**

The CA3062 is primarily intended to provide "ON-OFF" output in response to a light signal. Optimum performance of this device is achieved when the output transistors are operated at values of load current sufficient to saturate the device in the "ON" state. Operation of the CA3062 at values of load current between the condition of no load current and saturation will cause substantial power to be dissipated in the silicon chip. This condition of operation is therefore not recommended because the heat rise in the silicon chip induced by the increased power dissipation causes the load current to shift in the same direction as though additional illumination were applied to the CA3062, a condition which will substantially alter the switching characteristics of the device.

The signal voltages at the input terminals (terminal No. 1 and No. 7) must not exceed 3 volts, because any increase in the signal voltage beyond the value specified will cause both output transistors to be turned "ON". In the circuit shown in Fig. 7, this condition will occur for values of illumination greater than 60 lumens/ft<sup>2</sup>. This adverse operating condition can be avoided by either limiting the maximum illumination or by clamping the input so that the voltage does not exceed 3 volts.

**Linear Service**

The CA3062 can be connected as shown in Fig. 16 to give a linear output. The value of the load resistor should be greater

than 1000 ohms in order to limit the power dissipation and thus minimize the heating effects. Because of the many possible variations in circuit configurations, the CA3062 has not been characterized for linear service applications. A guide-line circuit for this class of service is shown in Fig. 16.

Specific inquiries for use of the CA3062 in this type of service should be addressed to your local RCA Field Technical Representative.

**Precautions**

Because of the high amplification of the CA3062, care should be taken, when wiring, to keep all lead lengths as short as possible. A recommended breadboard layout is shown in Fig. 17.

If the CA3062 is operated with an inductive load impedance, such as a relay, it is recommended that a diode be connected across the load to absorb the energy of the pulse voltages generated during switching.

Many of the graphs are shown with two sets of abscissa values for light energy input, one expressed in illumination values (lumens/sq. ft.) and the other in irradiance values ( $\mu W/sq. cm.$ )

Correlation between these two sets of abscissa values is accomplished by having the light source operating at the maximum sensitivity wavelength of the CA3062. See Notes on page three.




Fig. 16 - Circuit diagram for linear output photoelectric applications.





Fig. 17 - Breadboard layout of test circuit, shown in Fig. 7 for the CA3062.

DIMENSIONAL OUTLINE



92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84 TP	
A <sub>1</sub>	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
$\phi B$	0.016	0.019	3	0.407	0.482
$\phi B_1$	0	0		0	0
$\phi B_2$	0.016	0.021	3	0.407	0.533
$\phi D$	0.335	0.370		8.51	9.39
$\phi D_1$	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
$\alpha$	30° TP			30° TP	
N	12		6	12	
N <sub>1</sub>	1		5	1	

NOTES:


1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max.  $\phi D$ .
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.





# Linear Integrated Circuits

## CA3085, CA3085S, CA3085A, CA3085AS, CA3085B, CA3085BS



## Positive Voltage Regulators

For Regulated Voltages from 1.7V to 46V  
at Currents up to 100mA

### Features

- Up to 100mA output current
- Input and output short-circuit protection
- Load and line regulation: 0.025%
- Pin compatible with LM100 Series
- Adjustable output voltage

Type	V <sub>IN</sub> Range V	V <sub>OUT</sub> Range V	Max. I <sub>OUT</sub> mA	Max. Load Regulation % V <sub>OUT</sub>
CA3085	7.5 to 30	1.8 to 26	12*	0.1
CA3085A	7.5 to 40	1.7 to 36	100	0.15
CA3085B	7.5 to 50	1.7 to 46	100	0.15

\* This value may be extended to 100mA; however, regulation is not specified beyond 12mA.

RCA-CA3085, CA3085A, and CA3085B are silicon monolithic integrated circuits designed specifically for service as voltage regulators at output voltages ranging from 1.7 to 46 volts at currents up to 100 milliamperes.

A block diagram of the CA3085 Series is shown in Fig. 1. The diagram shows the connecting terminals that provide access to the regulator circuit components. The voltage regulators provide important features such as: frequency compensation, short-circuit protection, temperature-compensated reference voltage, current limiting, and booster input. These devices are useful in a wide range of applications for regulating high-current, switching, shunt, and positive and negative voltages. They are also applicable for current and dual-tracking regulation.

The CA3085A and CA3085B have output current capabilities up to 100 mA and the CA3085 up to 12 mA without the use of external pass transistors. However, all the devices can provide voltage regulation at load currents greater than 100 mA with the use of suitable external pass transistors. The CA3085 Series has an unregulated input voltage ranging from 7.5 to 30 V (CA3085), 7.5 to 40 V (CA3085A), and 7.5 to 50 V (CA3085B) and a minimum regulated output voltage of 26 V (CA3085), 36 V (CA3085A), and 46 V (CA3085B).

The CA3085 Series is supplied in the hermetic 8-lead TO-5 style package and is rated for operation over the full military temperature range of -55°C to +125°C. The "S" versions are supplied in an 8-lead dual-in-line formed-lead (DIL-CAN) package.

### Applications

- Shunt voltage regulator
- Current regulator
- Switching voltage regulator
- High-current voltage regulator
- Combination positive and negative voltage regulator
- Dual tracking regulator

For applications information, see ICAN-6157, "Applications of the CA3085 - Series Monolithic IC Voltage Regulators".




Fig. 1—Block diagram of CA3085 Series. For schematic diagram see Fig. 2.

**MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES at  $T_A = 25^\circ\text{C}$**

Power Dissipation: Without Heat Sink	With Heat Sink
up to $T_A = 55^\circ\text{C}$ ..... 630 mW	up to $T_C = 55^\circ\text{C}$ ..... 1.6 W
above $T_A = 55^\circ\text{C}$ derate linearly @ 6.67 mW/ $^\circ\text{C}$	above $T_C = 55^\circ\text{C}$ ..... derate linearly at 16.7 mW/ $^\circ\text{C}$

Temperature Range

Operating	-55 to +125 $^\circ\text{C}$
Storage	-65 to +150 $^\circ\text{C}$

Unregulated Input Voltage:

CA3085	30 V
CA3085A	40 V
CA3085B	50 V

Lead Temperature (During Soldering):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
from case for 10 seconds max. .... +265 $^\circ\text{C}$

Maximum Voltage Ratings

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical Terminal No. 7 and horizontal Terminal No. 1 is +3 to -10 volts.

**MAXIMUM VOLTAGE RATINGS**

TERMINAL No.	5	6	7	8	1	2	3	4	
5	-	+5 -5	*	*	*	*	*	+10 0	* Voltages are not normally applied between these terminals; however, voltages appearing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.  ‡ 30 V for CA3085 40 V for CA3085A 50 V for CA3085B
6	-	-	*	*	*	*	*	*	
7	-	-	-	+3 -10	+3 -10	*	*	+‡ 0	
8	-	-	-	-	+5 -1	*	*	*	
1	-	-	-	-	-	+10 -‡	0 -‡	+‡ 0	
2	-	-	-	-	-	-	0	+‡ 0	
3	-	-	-	-	-	-	-	+‡ 0	
4	-	-	-	-	-	-	-	Substrate & Case	

**MAXIMUM CURRENT RATINGS**

TERMINAL No.	$I_{IN}$ mA	$I_{OUT}$ mA
5	10	1.0
6	1.0	-0.1
7	1.0	-1.0
8	0.1	10
1	20	150
2	150	60
3	150	60
4	-	-




Fig.2—Schematic diagram of CA3085 Series.

ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	SYMBOL	TEST CONDITIONS				LIMITS									UNITS
		Test Circuit Fig. No.	T <sub>A</sub> = 25°C (Unless indicated otherwise)	Typ. Char. Curve Fig. No.	CA3085			CA3085A			CA3085B				
					MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Reference Voltage	V <sub>REF</sub>	4	V <sup>+</sup> <sub>IN</sub> = 15V	—	1.4	1.6	1.8	1.5	1.6	1.7	1.5	1.6	1.7	V	
Quiescent Regulator Current	I <sub>quiescent</sub>	4	V <sup>+</sup> <sub>IN</sub> = 30V	—	3.3	4.5	—	—	—	—	—	—	—	mA	
			V <sup>+</sup> <sub>IN</sub> = 40V	—	—	—	—	3.65	5	—	—	—	—		
			V <sup>+</sup> <sub>IN</sub> = 50V	—	—	—	—	—	—	—	4.05	7	—		
Input Voltage Range	V <sub>IN(range)</sub>	—	—	—	7.5	—	30	7.5	—	40	7.5	—	50	V	
Maximum Output Voltage	V <sub>O(max.)</sub>	4	V <sup>+</sup> <sub>IN</sub> = 30, 40, 50V <sup>#</sup> ; R <sub>L</sub> = 365 Ω; Term. No. 6 to Gnd.	—	26	27	—	36	37	—	46	47	—	V	
Minimum Output Voltage	V <sub>O(min.)</sub>	4	V <sup>+</sup> <sub>IN</sub> = 30V	—	—	1.6	1.8	—	1.6	1.7	—	1.6	1.7	V	
Input-Output Voltage Differential	V <sub>IN-VOUT</sub>	—	—	—	4	—	28	4	—	38	3.5	—	48	V	
Limiting Current	I <sub>LIM</sub>	7	V <sup>+</sup> <sub>IN</sub> = 16V, V <sup>+</sup> <sub>OUT</sub> = 10V R <sub>SCP</sub> * = 6 Ω	8	—	96	120	—	96	120	—	96	120	mA	
Load Regulation <sup>•</sup>	—	—	I <sub>L</sub> = 1 to 100mA, R <sub>SCP</sub> = 0	9	—	—	—	—	0.025	0.15	—	0.025	0.15	%V <sub>OUT</sub>	
			I <sub>L</sub> = 1 to 100mA, R <sub>SCP</sub> = 0 T <sub>A</sub> = 0°C to +70°C	—	—	—	—	—	0.035	0.6	—	0.035	0.6		
			I <sub>L</sub> = 1 to 12mA, R <sub>SCP</sub> = 0	—	—	0.003	0.1	—	—	—	—	—	—		
Line Regulation <sup>▲</sup>	—	—	I <sub>L</sub> = 1 mA, R <sub>SCP</sub> = 0	10	—	0.025	0.1	—	0.025	0.075	—	0.025	0.04	%V	
			I <sub>L</sub> = 1 mA, R <sub>SCP</sub> = 0 T <sub>A</sub> = 0°C to +70°C	—	—	0.04	0.15	—	0.04	0.1	—	0.04	0.08		
Equivalent Noise Output Voltage	V <sub>NOISE</sub>	11	V <sup>+</sup> <sub>IN</sub> = 25V	—	—	0.5	—	0.5	—	0.5	—	0.5	—	mV p-p	
			C <sub>REF</sub> = 0 C <sub>REF</sub> = 0.22μF												
Ripple Rejection	—	12	V <sup>+</sup> <sub>IN</sub> = 25V f = 1kHz	—	—	50	—	50	—	45	50	—	—	dB	
			C <sub>REF</sub> = 0 C <sub>REF</sub> = 2μF												
Output Resistance	r <sub>o</sub>	12	V <sup>+</sup> <sub>IN</sub> = 25V, f = 1kHz	13, 14	—	0.075	1.1	—	0.075	0.3	—	0.075	0.3	Ω	
Temperature Coefficient of Reference and Output Voltages	ΔV <sub>REF</sub> , ΔV <sub>O</sub>	—	I <sub>L</sub> = 0, V <sub>REF</sub> = 1.6V	15	—	0.0035	—	—	0.0035	—	—	0.0035	—	%/°C	
Load Transient Recovery Time:	t <sub>ON</sub> Turn On	16	V <sup>+</sup> <sub>IN</sub> = 25V, +50mA Step	—	—	1	—	—	1	—	—	1	—	μs	
			t <sub>OFF</sub> Turn Off	V <sup>+</sup> <sub>IN</sub> = 25V, -50mA Step	—	—	3	—	—	3	—	—	3	—	μs
Line Transient Recovery Time:	t <sub>ON</sub> Turn On	—	V <sup>+</sup> <sub>IN</sub> = 25V, f = 1kHz, 2V Step	—	—	0.8	—	—	0.8	—	—	0.8	—	μs	
				t <sub>OFF</sub> Turn Off	—	—	0.4	—	—	0.4	—	—	0.4	—	μs

# 30V (CA3085), 40V (CA3085A), 50V (CA3085B)

\* RSCP: Short-circuit protection resistance

• Load Regulation =  $\frac{\Delta V_{OUT}}{V_{OUT(initial)}} \times 100\%$

▲ Line Regulation =  $\frac{(\Delta V_{OUT})}{[V_{OUT(initial)}] (\Delta V_{IN})} \times 100\%$




Fig.3—Application of the CA3085 Series in a typical power supply.

TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig. 4—Test circuit for V<sub>REF</sub>, I<sub>quiescent</sub>, V<sub>OUT(max.)</sub>, V<sub>OUT(min.)</sub>.




Fig. 7—Test circuit for limiting current




Fig. 5—I<sub>quiescent</sub> vs. V<sub>IN</sub>




Fig. 8—I<sub>LIM</sub> vs. T<sub>A</sub>




Fig. 6—Normalized I<sub>quiescent</sub> vs. T<sub>A</sub>




Fig. 9—Load regulation characteristics.

TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig.10—Line regulation temperature characteristics.




Fig.11—Test circuit for noise voltage.




Fig.12—Test circuit for ripple rejection and output resistance.

TEST PROCEDURES FOR TEST CIRCUIT FOR RIPPLE REJECTION AND OUTPUT RESISTANCE

Output Resistance

Conditions:

1.  $V_{IN} = +25V$ ,  $C_{REF} = 0$ , Short  $E_1$
2. Set  $E_2$  at 1 kHz so that  $E_2 = 4V$  rms
3. Read  $V_{OUT}$  on a VTVM, such as a Hewlett-Packard, HP400D or equivalent
4. Calculate  $R_{OUT}$  from  $R_{OUT} = V_{OUT} (R_L/E_2)$

Ripple Rejection – I

Conditions:

1.  $V_{IN} = +25V$ ,  $C_{REF} = 0$ , Short  $E_2$
2. Set  $E_1$  at 1 kHz so that  $E_1 = 3V$  rms
3. Read  $V_{OUT}$  on a VTVM, such as a Hewlett-Packard, HP400D or equivalent
4. Calculate Ripple Rejection from  $20 \log (E_1/V_{OUT})$

Ripple Rejection – II

Conditions:

1. Repeat Ripple Rejection I with  $C_{REF} = 2 \mu F$




Fig.13— $r_O$  vs.  $f$ .




Fig.14—Normalized  $r_O$  vs.  $T_A$ .

TEST CIRCUIT AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES




Fig.15—Temperature coefficient of  $V_{REF}$  and  $V_{OUT}$ .




Fig.17—Dissipation limitation ( $V_{IN} - V_{OUT}$  vs.  $I_{OUT}$ ).




Fig.16—Turn-on and turn-off recovery time test circuit with associated waveforms.

TYPICAL REGULATOR CIRCUITS USING THE CA3085 SERIES




Fig. 18—Typical high-current voltage regulator circuit.






Fig. 19—Typical current regulator circuit.



D1: RCA-1N1763A OR EQUIVALENT  
 Q1: RCA-2N5322 OR EQUIVALENT  
 \*R<sub>1</sub> = 0.7 I<sub>L</sub> (MAX.)

Fig. 20—Typical switching regulator circuit.



ALL RESISTANCE VALUES ARE IN OHMS


- Q1: RCA-2N2102 OR EQUIVALENT
- Q2: ANY P-N-P SILICON TRANSISTOR (RCA-2N5322 OR EQUIVALENT)
- Q3: ANY N-P-N SILICON TRANSISTOR THAT CAN HANDLE THE DESIRED LOAD CURRENT (RCA-2N3772 OR EQUIVALENT)

$$*V_{OUT} = \left( \frac{R_1 + R_2}{R_1} \right)$$

\*R<sub>SCP</sub>: SHORT-CIRCUIT PROTECTION RESISTANCE

Fig. 21—Combination positive and negative voltage regulator circuit.

**DIMENSIONAL OUTLINE**  
**8-LEAD PACKAGE      JEDEC MO-002-AL**




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
$\phi B$	0.016	0.019	3	0.407	0.482
$\phi B_1$	0.125	0.160		3.18	4.06
$\phi B_2$	0.016	0.021	3	0.407	0.533
$\phi D$	0.335	0.370		8.51	9.39
$\phi D_1$	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
$\alpha$	45° TP			45° TP	
N	8		6	8	
N <sub>1</sub>	3		5	3	

**NOTES**

1. Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3.  $\phi B$  applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi B_2$  applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max.  $\phi D$ .
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.





## Four-Quadrant Multiplier

### Applications:

- Multiplier ■ Divider ■ Squarer ■ Square Rooter
- Power-series approximator
- Full-wave rectifier
- Automatic level controller
- RMS converter
- Frequency discriminator
- Voltage-controlled filters and oscillators

RCA-CA3091D\*, a monolithic silicon integrated circuit, is a four-quadrant multiplier that provides an output voltage that is the product of two input (x and y) voltages.

This device functions as a multiplier, divider, squarer, square rooter, and power-series approximator. In addition, this device is useful in applications such as ideal full-wave rectifiers, automatic level controllers, RMS converters, frequency discriminators, and voltage-controlled filters and oscillators.

The CA3091D comprises five basic circuits (See Fig. 1), including: a multiplier block, two linearity compensators, a current converter, a current source for biasing, and a regulator (reference voltage). A brief description of the operation, functions and typical applications is given in the section "Operating Considerations". In addition there is a separate section on "Symbols, Terms, and Definitions" that defines the terms and symbols used throughout the data bulletin.

The CA3091D is supplied in 14-lead dual-in-line ceramic package and operates over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

\* Formerly Developmental Type TA5855A.

### Features:

- "Accuracy":  $\pm 4\%$  (max.)
- "Linearity": 3.0% (max.)
- Feedthrough: 9 mV p-p (typ.)
- 3-db bandwidth: 4.4 MHz
- Low power operation capability:  $\pm 6.0$  V, 4 mW drain
- Low power-supply sensitivity: 36 mV/V typ.
- Smooth overload characteristics — no foldback if full-scale input signal is exceeded
- Negligible warm-up drift
- Broadband operation capability (flat to 1 MHz) — both inputs have similar characteristics for reduced high-frequency phase shift between the inputs
- Low-level linearity correction circuitry minimizes low-level feedthrough for improved small-signal accuracy
- All multiplication is performed with wideband circuitry — this permits two signals of frequencies much higher than the -3 db frequency of the multiplier to produce a difference frequency that is within the multiplier's bandwidth
- High immunity to parasitic oscillation
- Essentially free from excess peaking — provides improved frequency response
- Requires no level shifting at the output — current-source operation at the output permits output signal to be referenced to ground or other levels within the output voltage swing capabilities of the multiplier
- Internal bias regulator

**MAXIMUM RATINGS; Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$** 

DC Supply Voltages:			
Between Terms. 12 and 1	.....	+18	V
Between Terms. 4 and 1	.....	-18	V
DC Supply Currents:			
At Term. 12 with DC Supply Voltage = +15 V	.....	4	mA
At Term. 4 with DC Supply Voltage = -15 V	.....	16	mA
Bias Current (At Term. 3)	.....	1	mA
* Input Current	.....	$\pm 1$	mA
Output Short-Circuit Duration	.....	No limitation	
Voltage Reference Current	.....	10	mA
Linearity Correction Currents:			
At Terminals 7 and 8	.....	10	mA
Device Dissipation (Up to 125°C)	.....	200	mW
Ambient Temperature Range:			
Operating	.....	-55 to +125	°C
Storage	.....	-65 to +150	°C
Lead Temperature (during soldering):			
At distance not less than 1/32 inch (0.79 mm) from case for 10 seconds max.	.....	+265	°C

\* External resistance is required to limit the current to the indicated  $\pm 1$  mA value.


**ELECTRICAL CHARACTERISTICS, For Equipment Design**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
		$T_A = 25^\circ\text{C}$ , $I_{IB} = 0.5$ mA $V^+ = 15$ V, $V^- = -15$ V	Circuit and/or Char. Curve	Min.	Typ.	Max.	
<b>STATIC CHARACTERISTICS</b>							
<b>INPUT CIRCUIT</b>							
Input Balance (Correction) Currents:	$I_{IC}$	$x = 0$ $y = 0$	-	-20	-2.1	+20	$\mu\text{A}$
At x Input				-20	-8.7	+20	$\mu\text{A}$
At y Input							
Feedthrough Linearity Balance (Correction) Current	$I_{OC}$		-	-34	-2.9	+34	$\mu\text{A}$
<b>OUTPUT CIRCUIT</b>							
Output Offset Current	$I_{OO}$	$x$ & $y = 0$ ,	-	-10	-0.23	+10	$\mu\text{A}$
Output Offset Voltage	$V_{OO}$	$I_{OO}$ thru $R_L = 33\text{k}\Omega$	-	-0.330	-0.0076	+0.330	V
Output Peak Current Swing	$ I_O $	Thru $R_L = 24\text{k}\Omega$	3	0.41	0.45	-	mA
Output Peak Voltage Swing	$ V_O $	Across $R_L = 33\text{k}\Omega$	4	12	12.9	-	V
<b>DC SUPPLIES &amp; BIASING</b>							
Current Drain (Idling):							
At Term. 4		$V^- = -15$ V	-	-	2.9	4.5	mA
At Term. 12		$V^+ = +15$ V	-	-	2.0	3.0	mA
Reference Voltage	$V_{ref}$	Measured across Terms. 6 & 4 at $I = 1$ mA	-	5.5	6.1	6.7	V
<b>DYNAMIC CHARACTERISTICS</b>							
Output Current	$I_O$	With $I = 0.2$ mA at each input	-	-	0.21	0.32	mA
Normalized k Factor $\left(k_N = \frac{k}{k_r}\right)$			11	0.69	1.0	1.7	
Accuracy		Worst case at 25°C	-	-	2.6	4.0	% of
Linearity			-	-	1.7	3.0	10 V
Feedthrough Voltage:							
At $y = 20$ V p-p, $x = 0$			-	-	9	20	mV
At $x = 20$ V p-p, $y = 0$			-	-	9	20	p-p

ELECTRICAL CHARACTERISTICS, Typical Values Intended Only for Design Guidance

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		TYPICAL VALUES	UNITS
		$T_A = 25^\circ\text{C}$ , $I_B = 0.5\text{ mA}$ $V^+ = 15\text{ V}$ , $V^- = -15\text{ V}$	Circuit and/or Char. Curve		
<b>STATIC CHARACTERISTICS</b>					
<b>INPUT CIRCUIT</b>					
Input Resistance:	$R_i$	$ I_x  \leq 0.2\text{ mA}$ $ I_y  \leq 0.2\text{ mA}$	5	1.3	$k\ \Omega$
At x Input				0.5	$k\ \Omega$
Input Capacitance:	$C_i$	at 1 MHz	—	5.8	pF
At x Input				5.8	pF
At y Input					
<b>OUTPUT CIRCUIT</b>					
Output Resistance:	$R_o$		6	1.0	$M\ \Omega$
Output Capacitance:	$C_o$	at 1 MHz		4.0	pF
<b>DC Supply Voltage Sensitivity:</b>					
At Term. 4	$\frac{\Delta V_o}{\Delta V^-}$		11	26	mV/V
At Term. 12	$\frac{\Delta V_o}{\Delta V^+}$			36	mV/V
<b>DYNAMIC CHARACTERISTICS</b>					
<b>Bandwidth (At -3dB point):</b>					
Through x Input	BW		8, 10	4.8	MHz
Through y Input				8, 9	4.4
<b>3° Error Frequency:</b>					
Through x Input			—	360	kHz
Through y Input			—	310	kHz
Maximum Slew Rate	SR	7pF in parallel with 10 M $\Omega$ load	7	27	V/ $\mu$ s
<b>Temperature Coefficients:</b>					
Output Offset Current	$\Delta I_{OO}/\Delta T$	$x \& y = 0$	—	-0.021	$\mu\text{A}/^\circ\text{C}$
x-Input Balance Current	$\Delta I_{IC}/\Delta T$	$x = 0$	—	-0.063	$\mu\text{A}/^\circ\text{C}$
y-Input Balance Current		$y = 0$	—	-0.063	$\mu\text{A}/^\circ\text{C}$
Normalized k Factor ( $k_N = \frac{k}{k_r}$ )	$k_N$		—	-0.76	$\%/^\circ\text{C}$
Accuracy			—	0.11	$\%/^\circ\text{C}$
Linearity			—	0.06	$\%/^\circ\text{C}$
<b>Feedthrough:</b>					
At $x = 0$			—	5.6	mV/ $^\circ\text{C}$
At $y = 0$			—	5.7	mV/ $^\circ\text{C}$

DIMENSIONAL OUTLINE – 14-Lead Dual-In-Line-Ceramic Package – JEDEC MO-001-AD



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.120	.160		3.05	4.06
A <sub>1</sub>	.020	.065		.51	1.65
B	.014	.020		.356	.508
B <sub>1</sub>	.050	.065		1.27	1.65
C	.008	.012		.204	.304
D	.745	.770		18.93	19.55
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	.100 TP		2	2.54 TP	
e <sub>A</sub>	.300 TP		2, 3	7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
$\alpha$	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	.050	.085		1.27	2.15
S	.065	.090		1.66	2.28

- NOTES:
1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
  2. Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4.  $\alpha$  applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.




Fig.1—Functional block diagram of CA3091D with typical multiplier outboard(peripheral)circuitry.




Fig.2—Schematic diagram of the CA3091D.




Fig. 3—Test circuit for measurement of output current swing capability.




Fig. 4—Test circuit for measurement of output voltage swing capability.




Fig. 5—Test circuit for measurement of input resistance.




Fig. 6—Test circuit for measurement of output resistance.




Fig. 7—Test circuit for measurement of maximum slew rate.




Fig. 8—Test circuit for measurement of frequency response.




Fig.9- y-input frequency response characteristic curve with associated test circuit.







Fig.10- x-input frequency response characteristic curve with associated test circuit.




TEST PROCEDURES FOR MEASUREMENT OF POWER-SUPPLY SENSITIVITY

1. AT  $V^+=15V, V^-=-15V$ , MEASURE  $V_0$  RECORD AS  $V_{01}$ .
2. AT  $V^+=10V, V^-=-15V$ , MEASURE  $V_0$  RECORD AS  $V_{02}$ . POS. POWER SUPPLY SENSITIVITY =  $\frac{V_{02} - V_{01}}{5V}$ .
3. AT  $V^+=15V, V^-=-10V$ , MEASURE  $V_0$  RECORD AS  $V_{03}$ . NEG. POWER SUPPLY SENSITIVITY =  $\frac{V_{03} - V_{01}}{5V}$ .

$k \equiv$  k FACTOR  
 $k_r \equiv$  0.1 REFERENCE OR ADJUSTED k FACTOR  
 $k_N = k/k_r = 0.1 V_0 =$  NORMALIZED k FACTOR (i.e.  $k_N = 1$ ; IF  $V_k = V_r = V_0 = 10$ )  
 OUTPUT CURRENT (mA) [AT A CURRENT OF 0.2 mA AT BOTH INPUTS] =  $V_0 / 33k\Omega$   
 OUTPUT VALUES ARE AVERAGED FOR 4 COMBINATIONS OF INPUTS ( $k_I = \frac{V_0}{R_L} = \frac{V_0}{33k\Omega}$ )  
 $(0.2 \times 10^{-3})^2$

RESISTORS HAVE A TOLERANCE OF 5% UNLESS OTHERWISE INDICATED

Fig.11-Test circuit for measurement of current gain and power-supply sensitivity.



Note: See "Contour Map" in "Symbols, Terms and Definitions" Section.

Fig.12—Contour mapping of multiplier accuracy (plotted on isomers) and linearity.

## SYMBOLS, TERMS AND DEFINITIONS

### Output Offset Current

The multiplier output current produced when both of the multiplier input signals are in the zero state.

### Output Zero

Sets the output at the zero level when the x and y inputs are in the zero state. (It is implied that all other zeroing adjustments have been effected.)

### R<sub>I</sub>

Input Resistance — Converts the input voltage to an input current.

### R<sub>L</sub>

Output (Load) Resistance — Converts the output current to a voltage.

### R<sub>O</sub>

Output Resistance — See V<sub>O</sub> and I<sub>O</sub> for the equations associated with these properties.

### Regulator Diode

A temperature compensated Zener diode, included in the multiplier circuit, to provide a stable I<sub>IB</sub>.

### Scale Factor or k factor (k)

Represents the basic gain of the multiplier as expressed in the equation  $V_O = kV_xV_y$

The equation indicates the ideal transfer function for the multiplier. The normalized k factor is expressed by  $k_N = k/k_{ref}$

where  $k_{ref}$  is the ideal or reference k factor. The ideal factor,  $k_{ref}$  is the value at which the k factor is set when the k-factor adjust control is trimmed. Optimum operation of the CA3091D is achieved when the k-factor is 0.1.

### V<sub>IM</sub>

The maximum ac sine-wave voltage to be applied to the multiplier; a 20-volt p-p sine wave is the nominal maximum swing voltage recommended for use with 50-kilohm input resistors.

### V<sub>MID</sub>

An ac or dc voltage that approximately satisfies the equation

$$V_{MID} = V_{IM} / \sqrt{2}$$

### V<sub>O</sub>

The output product voltage derived from the expression

$$(kV_xV_y = V_O)$$

### V<sub>ref.</sub>

Temperature compensated zener connected to the -15 volt supply to provide a reference voltage as an aid in setting up a stable I<sub>IB</sub>.

### V<sub>x</sub>, V<sub>y</sub>

The input voltages to be multiplied.

### x-Balance Circuit

Sets the output to the zero level when the x-input is in the zero state.

### y-Balance Circuit

Sets the output to the zero level when the y-input is in the zero state.

## SYMBOLS, TERMS AND DEFINITIONS — continued

**Accuracy**

Accuracy defines the degree of error encountered in the operation of the multiplier. It is portrayed on a contour map by isomers (contour lines). Isomers with the highest values indicate "less-accurate" operation of the multiplier. (See illustrative Contour Map in Fig. 12.)

**Contour Map**

The contour map, shown in Fig. 12, is a graphical portrayal of the multiplier errors in the x, y input plane. Each contour line, termed "isomer", connects those points whose error values (in millivolts) are equal in magnitude. For example, a -20 mV contour line with points at  $V_x = 5V$  and  $V_y = -3V$  indicates that the output voltage is 20 mV less than the theoretical output product ( $kV_xV_y$ ). This error voltage, presented in percent of full-scale input ( $\pm 10 V$ ), defines the "accuracy" of the device. Thus, a 20-mV error voltage represents an "accuracy" of 0.2% as derived from the equation:

$$\text{Accuracy} = 20 \text{ mV}/10 \times 100\% = 0.2\%.$$

A contour map provides a true indication of multiplier performance in each of the four quadrants. Each CA3091D is comprehensively tested and must provide the specified accuracy in the four quadrants.

**Current Converter**

This portion of the IC combines the multiplier's differential-amplifier output currents and converts them to a single-ended output current.

**Current Sources**

These circuits provide the biasing currents for the various circuits in the IC. The  $I_{IB}$  terminal provides the control current for the current-source circuit.

**Feedthrough**

Feedthrough occurs when an output signal is produced even though one of the input signals is zero. Consequently, feedthrough signal characteristics constitute a source of error in the operation of a multiplier. In the CA3091D, for example, the feedthrough signal output is specified to be less than 20 mV p-p when either terminal is set at 20 V p-p and the other terminal is set to zero.

 **$I_{IB}$** 

Circuit biasing control current.

 **$I_{IC}$** 

See  $I_{OC}$ .

 **$I_O$** 

Output product current ( $k_1 I_x I_y = I_O$ ), where  $k_1 = k R_I^2 / R_L$

 **$I_{OC}$ ,  $I_{IC}$** 

Compensatory input and output currents required to correct nonlinearity along the x axis. (Optional for low-level signal use.)

 **$I_x$ ,  $I_y$** 

Input currents to be multiplied.

**k**

Voltage Scale Factor (determines the gain of the multiplier).

 **$k_1$** 

Current Scale Factor ( $k_1 = (R_I^2 / R_L)k$ ).

**k adjust**

Scale-Factor Adjustment.

**Linearity**

"Linearity" indicates the degree of multiplier error (i.e. deviation from "straight-line" characteristics) along each of the four boundaries of the input x, y field. These boundaries are formed when one input is held at one of the two maximum values (10 volts or -10 volts) and the other input is swept through the voltage range. (See Contour Map for additional information.)

**Linearity Adjust**

An external circuit to provide vernier adjustment for optimum linearity. This control should be adjusted before adjusting the y-balance control.

**Linearity Balance Circuit (Low-Level)**

This circuit makes the multiplier's transfer function linear for low-level x-input signals.

**Linearity Compensator**

Internal circuitry that converts input current into a non-linear voltage, a requisite for producing a linear output in the differential amplifiers of the multiplier circuit.

**Multiplier Circuitry**

Provides the product of the two input voltages.

**Multiplier Transfer Function**

This function mathematically describes the interaction of the two inputs and the resulting output signal. The basic transfer function for a multiplier is

$$k(V_x + V_{xe})(V_y + V_{ye}) = V_o + V_{oe}$$

where:  $k = k$  factor and represents the basic gain of the multiplier

$V_x$ ,  $V_y$  = the external inputs to be multiplied

$V_o$  = the desired value of the product output signal

$V_{xe}$ ,  $V_{ye}$  = the "effective" errors that occur at the inputs of the multiplier and cause an output signal when either input is in a zero state.

$V_{oe}$  = the error voltage that develops at the output of the multiplier

DC correction factors are added to the multiplier inputs and output to compensate for the errors and offset variations. A complex linearity error term appears in the transfer function; however, this term is not included in the above equation for the purpose of clarity.



**OPERATING CONSIDERATIONS**

**Operation of a Multiplier**

A multiplier is, essentially, a gain-controlled amplifier (See Fig. 13) that multiplies the input signal ( $V_x$ ) with the external gain controlling signal ( $V_y$ ) to produce the resultant output ( $V_o$ ). The gain is externally adjustable by a coefficient ( $k$ ). Stated simply, a multiplier produces an output voltage that is the linear product of two input voltages.





Fig.13—Gain-controlled amplifier.

The basic multiplier, shown in Fig. 14a, is a two-quadrant multiplier. The input signal ( $V_x$ ) may have either a positive or negative polarity whereas, the external gain-controlling signal ( $V_y$ ) must be positive and greater than the base-to-emitter voltage (Fig. 14b). The output current ( $I_1 - I_2$ ) of the differential amplifier, comprised of transistors Q1 and Q2, is related to both the input signal ( $V_x$ ) and the current source ( $I$ ). Since the current source ( $I$ ) is related to the gain controlling signal ( $V_y$ ) the output current ( $I_1 - I_2$ ), therefore, is related to both  $V_x$  and  $V_y$ .



a) Basic circuit.

b) Multiplier functional only in shaded region.

Fig.14—Two-quadrant multiplier.

This relationship is essentially non-linear; thus an appropriate linearization circuit must be provided in the input stage to achieve the following linear relationship:

$$I_1 - I_2 = k' V_x V_y \quad (\text{Eq. 1})$$

where  $k'$  is a constant

Figure 15 shows a typical arrangement of three differential amplifiers to form a four-quadrant multiplier. This arrangement incorporates the operating principles of the two-quadrant multiplier, but, in addition, it permits both of the input signals ( $V_x$  and  $V_y$ ) to have positive or negative polarities (or zero). When either input is zero, the output current ( $I_1 - I_2$ ) must, theoretically, be zero as is shown by the following:

1. Assume  $V_x = 0$ ,  
 then  $i_1 = i_2$  and  $i_3 = i_4$   
 therefore  $i_1 + i_4 = i_2 + i_3$ .  
 Since  $I_1 = i_1 + i_4$  and  $I_2 = i_2 + i_3$ ,  
 then  $I_1 = I_2$ .  
 This equality is independent of  $V_y$
2. Now assume  $V_y = 0$ ,  
 then  $i_5 = i_6$ .  
 Since  $i_5 = i_1 + i_2$  and  $i_6 = i_3 + i_4$ ,  
 then  $i_1 + i_2 = i_3 + i_4$ .  
 Since  $i_1 = i_3$  and  $i_2 = i_4$   
 then  $i_1 + i_4 = i_3 + i_2$ .  
 Therefore  $I_1 = I_2$ .  
 This equality is independent of  $V_x$ .




Fig.15—Basic four-quadrant multiplier.

The multiplying operation discussed in the previous section applies when neither  $V_x$  nor  $V_y$  is zero. The output current ( $I_1 - I_2$ ) then satisfies Equation 1,

$$I_1 - I_2 = k' V_x V_y.$$

The multiplying action of the four-quadrant multiplier is dependent on current unbalance in the three differential amplifiers. Ideally, the multiplying operation should not occur if either  $V_x$  or  $V_y$  is 0. However, in practical applications slight current unbalances do exist. It is necessary, therefore, to null out such unbalances with external potentiometers prior to operation.

### TYPICAL OPERATING CONSIDERATIONS

The RCA-CA3091D, shown in Fig. 2, is a four-quadrant multiplier that incorporates the basic multiplier principle, previously discussed in "Operation of a Multiplier". Because the design of this multiplier is based on the multiplication of two input currents to produce an output current it is necessary to convert the input voltages to input currents and the output current to an output voltage by inserting resistors at both input and output terminals. Fig. 1 shows the four-quadrant multiplier with its peripheral circuitry for nulling current unbalances.

The Bias Current ( $I_{IB}$ ) at Term. 3 sets the operating current level for the entire multiplier circuit by means of a current-source circuit. Therefore, it is essential that this bias current level remain constant under all operating conditions. To maintain this steady state, a temperature compensated zener diode is provided on the chip and connected to the Reference Voltage (Term.6).

Linearity of the differential amplifier transconductance function is accomplished by linearity compensators as shown

in Fig. 1. To correct low-level signal unbalances that may occur between Differential Amplifiers A and B, an external potentiometer is connected to Terminals 7 and 8 (See Fig. 1). The Current Converter circuit, which consists of a set of current mirrors, supplies the output current ( $I_1 - I_2$ ). It is important that circuit unbalances be corrected prior to operation. Table I describes the alignment procedures for correcting these unbalances.

A multifunctional circuit board (Figs. 16 and 17) is available for performing the four basic applications, such as, multiplying, dividing, squaring and taking the square root.

When the CA3091D is used as a multiplier (Fig. 18) or as a squarer (Fig. 18) only the basic peripheral circuitry on the multifunctional circuit board is utilized and the general-purpose operational amplifier (CA3741T) is disabled from operation. Follow the ac alignment procedures for these two applications before operating the circuit.

When the CA3091D is used as a divider (Fig. 20), the operational amplifier is required in order to provide the proper negative feedback. The limitations for operation as a divider are that  $0 < V_y \leq 10V$  and  $-10V \leq V_z \leq 10V$ . Note, the range of  $V_y$  is limited to the positive polarity; if  $V_y$  was permitted to go negative, the feedback loop would go positive and, thereby, create an unstable operating condition.

Alignment of the divider (Fig. 19) differs from multiplier and squarer alignment because of the additional variances introduced by the operational amplifier. A coupling capacitor is

Table I  
AC Alignment Procedures For CA3091D, Four-Quadrant Multiplier  
(Refer to Fig. 16, for circuit pertaining to following alignment procedures.)

Step No.	Voltage Setting		Control Adjust	Test Equipment Used	Measure	Notes
	$V_x$	$V_y$				
1	—	—	—	—	—	Set all potentiometers to center of range.
2	0	$V_{IM}$	x Balance	AC VM	$V_O$	Adjust for a minimum reading.
3	0	$V_{IM}$	Linearity	AC VM	$V_O$	Adjust for a minimum reading.
4	—	—	—	—	—	Repeat Steps 1 and 2 until no further improvement is noted.
5	$V_{IM}$	0	y Balance	AC VM	$V_O$	Adjust for a minimum reading.
6	0	0	Zero Output	DC VM	$V_O$	Adjust for zero output.
7	$V_{MID}$	$V_{MID}$	$R_k$	AC/DC VM	$V_O$	Adjust for $V_{MID}^2/10$ at the output.
8	—	—	—	—	—	Check multiplier for alignment in all four quadrants.

$V_{IM}$  — Is the maximum AC swing of the sine wave that will be applied to the multiplier. A 20-volt p-p value is the nominal maximum swing of the AC sine wave with input resistors of 50 kilohms.

$V_{MID}$  — An AC or DC voltage that approximately satisfies the equation  $V_{MID} = V_{IM}/\sqrt{2}$ . For example, if a 50-kilohm resistor is used with a 7-volt input, then  $R_k$  should be adjusted for a 4.9-volt output.

provided at the output of the divider alignment circuit in order to separate the ac signal from the dc signal and, thus, avoid interaction between the calibrating potentiometers.

The alignment procedure for the square-rooter function (Fig. 21) is identical to the alignment procedure for the divider function. The input voltage range is limited to  $0 < V_I \leq 10V$ . This limitation is necessary in order to prevent the output voltage ( $V_O$ ) from latching to the negative output saturation voltage of the operational amplifier. Table II describes the divider alignment procedure.






Fig.16—Typical multifunction circuit arrangement utilizing the CA3091D and CA3741T.



a) Foil side.




b) Component side.


Fig.17—Photographs of a printed-circuit board for multi-function applications (multiplier, squarer, divider, square rooter) utilizing the CA3091D and CA3741T.

Table II — Divider Alignment Procedure


Step No.	Set		Measure	Output Coupling	Test Equipment Used	Adjust	Notes
	$V_z$	$V_y$					
1	—	—	—	—	—	—	Set all potentiometers to center of range.
2	0	$V_S$	$V_O$	ac	ac — VM	$O_{zero}$	Adjust for minimum reading.
3	0	10V dc	$V_O$	dc	dc — VM	$x_{balance}$	Adjust for 0V dc output.
4	$V_S$	$V_S$	$V_O$	ac	ac — VM	$y_{balance}$	Adjust for minimum reading.
5	5V dc	5V dc	$V_O$	dc	dc — VM	$k_{adjust}$	Adjust for 10 V dc output.



a) Circuit arrangement for multiplier or squarer operation.



b) Terminal connections for multiplying operation.



c) Terminal connections for squarer operation.

Fig.18—Multifunction circuit-board arrangement with terminal connections for multiplier and squarer operation.




Fig.19—(a) Divider alignment circuit.







Fig.19—(b) Circuit to provide offset ac signal for use in divider alignment procedure.




a) Circuit arrangement for divider operation.



a) Circuit arrangement for square-rooter operation.




b) Terminal connections for divider operation.



b) Terminal connections for square-rooter operation.

Fig.20—Multifunction circuit-board arrangement with terminal connections for divider operation.

Fig.21—Multifunction circuit-board arrangement with terminal connections for square-rooter operation.



## Dual-Input Memory Sense Amplifier

### Features

- Complete dual input core memory sense amplifier
- Two available outputs: —Saturated logic output  
—Linear output (positive output for either polarity input)
- Nominal threshold voltage: 17 mV
- Adjustable threshold: 10 to 35 mV
- Low threshold uncertainty range:  $\pm 3$  mV
- Fast overload recovery time: —Differential-Mode: 15 ns typ.  
—Common-Mode: 30 ns typ.
- Independent channel gate and strobe terminals compatible with saturated logic levels
- Suitable for core memories having cycle times  $\geq 0.4 \mu s$
- Input offset voltage: 6 mV max.

RCA-CA1541D\*, a monolithic silicon integrated circuit, is a dual-input memory sense amplifier intended for core memory applications.

The sense amplifier, consisting of two differential input amplifiers, a common second stage amplifier, and an output logic gate (See Fig. 1), converts low-level core-memory "1" pulses to saturated logic-level output pulses. Either one of the input amplifiers may be gated ON with a saturated logic signal so that an incoming "1" pulse of positive or negative polarity can be detected from either of two sense lines.

The CA1541D features an external switching threshold adjustment, plus its gate and strobe inputs are compatible with saturated logic levels. The sense amplifier is suitable for operation with core memories having cycle times equal to or greater than  $0.4 \mu s$  and is unilaterally interchangeable with industry types 1541L and 1441.

The CA1541D is supplied in 14-lead dual-in-line ceramic package and is rated for operation over the full military temperature range of  $-55^{\circ}C$  to  $+125^{\circ}C$ .

\*Formerly Developmental Type TA5820.




Fig. 1 — Functional block diagram of the CA1541D.

**MAXIMUM RATINGS, Absolute Maximum Values, at  $T_A = 25^\circ\text{C}$**

Except for Differential Input Voltage, all voltages are measured with respect to ground (Term. 8).

**DC Supply Voltage:**

$V^+$ (Term. 2) .....	+10 V
$V^-$ (Term. 7) .....	-10 V
Differential Input Voltage .....	$\pm 5$ V
Common-Mode Input Voltage .....	$\pm 5$ V
"A" or "B"-Gate Input Voltage* .....	$V^-$ to $V^+$
Strobe Terminal Voltage .....	$V^-$ to +6V
Output Terminal Load Current .....	$\pm 25$ mA

**Device Dissipation:**

Up to $T_A = 75^\circ\text{C}$ .....	750 mW
Above $T_A = 75^\circ\text{C}$ .....	Derate Linearly 8 mW/ $^\circ\text{C}$

**Ambient Temperature Range:**

Operating .....	-55 to +125 $^\circ\text{C}$
Storage .....	-65 to +150 $^\circ\text{C}$

**Lead Temperature (during soldering):**

At distance not less than 1/32 inch (0.79 mm) from case for 10 seconds max. ....	+265 $^\circ\text{C}$
--	-----------------------

\*Note: The "A" or "B"-Gate Input Voltage is also referred to, as the Channel-Gate Input Voltage.




Fig. 2 – Schematic diagram of the CA1541D.

## ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS				LIMITS			UNITS		
		Circuit	Fig.	$V^+ = 5V, V^- = -5V$ $V_{TH} \text{ ADJ.} = -5V \pm 1\%$ (Term. 13) $C_{EXT} = 0.01 \mu F$	$T_A = 25^\circ C$ (unless indicated otherwise)	Typical Characteristics Curves	Fig.	MIN.		TYP.	MAX.
<b>Static (DC) Characteristics</b>											
Power Dissipation	$P_D$	—			—	—	140	180	mW		
Input Offset Current	$I_{IO}$	4			—	—	1	2	$\mu A$		
Input Bias Current: $T_A = 25^\circ C$ $T_A = -55^\circ C$	$I_{IB}$	4					5	25	$\mu A$		
Output Voltage: High Low	$V_{OH}$	5	$I_{OM} = 200 \mu A$	$V_5 = V_6 = 0$	—	—	—	50	V		
	$V_{OL}$	5			$V_{14} = 5V,$ $I_g = 10mA$	—	—	—		350	
Stroke Load Current	$I_S$	—	$V_{12} = 0$		—	—	—	1.5	mA		
Stroke Reverse Current: $T_A = 25^\circ C$ $T_A = 125^\circ C$	$I_{SR}$	—	$V_{12} = 5V$		—	—	—	2	$\mu A$		
Input Gate Load Current	$I_G$	—	$V_{10} = V_{11} = 0$		—	—	—	2.5	mA		
Input Gate Reverse Current: $T_A = 25^\circ C$ $T_A = 125^\circ C$	$I_{GR}$	—	$V_{10} = V_{11} = 5V$		—	—	—	2	$\mu A$		
<b>Switching Characteristics</b>											
Input Threshold Voltage: $T_A = 25^\circ C$ $T_A = -55 \text{ to } 125^\circ C$	$V_{TH}$	6			7a, b, c, d	14	17	20	mV		
Input Offset Voltage	$V_{IO}$	6				—	1	6	mV		
Input Gate Voltage: High Low	$V_{GH}$ $V_{GL}$	6	$V_3 = V_5 = 25mV,$ $V_4 = V_6 = 0$			—	1.6	—	V		
Common-Mode Range: Input Gate High Input Gate Low	$V_{CM}$	8			—	—	$\pm 1.5$	—	V		
Differential-Mode Range: Input Gate High Input Gate Low	$V_{DH}$ $V_{DL}$	9			—	—	$\pm 600$	—	mV		
Propagation Delay: Input to Amplifier Output Input to Output	$t_{IA}$ $t_{IO}$	6	$V_3 = 25mV \text{ (pulsed),}$ $V_{12} = 2V$		—	—	10	15	ns		
Stroke to Output	$t_{SO}$	11	$V_3 = V_4 = V_5 = V_6 = 0,$ $V_{12} = 2V \text{ (pulsed)}$		—	—	15	20			
Gate Input to Amplifier Output	$t_{GA}$	13	$V_{11} = 2V \text{ (pulsed)}$		—	—	10	15			
Gate Input to Amplifier Input	$t_{GI}$	12	$V_3 = 25mV$		—	—	30	35			
Common-Mode Recovery Time: Input Gate High Input Gate Low	$t_{CMR}$	8	$V_3 = V_5 = 1.5V$		—	—	15	30	ns		
Differential-Mode Recovery Time: Input Gate High Input Gate Low	$t_{DR}$	9	$V_3 = V_5 = 400mV$		—	—	30	—	ns		

Note: A section on Terms, Symbols, and Definitions covering the items shown in the Electrical Characteristics Chart is shown on Pages 7 and 8.




Fig. 3 - Typical operational wave forms.




Fig. 4 - Input bias ( $I_{IB}$ ) and input-offset current ( $I_{IO}$ ) test circuit.




Fig. 5 - Test circuit for measurement of low ( $V_{OL}$ ) and high ( $V_{OH}$ ) output voltage levels.





Fig. 6 - Threshold propagation delay, gate and input-offset test circuit with associated pulse wave forms.








Fig. 7a — Input  $V_{TH}$  vs.  $T_A$ .




Fig. 7b — Input  $V_{TH}$  vs.  $V_{TH} (ADJ.)$ .




Fig. 7c — Input  $V_{TH}$  vs.  $V^-$ .






Fig. 7d — Input  $V_{TH}$  vs. input pulse width.



92CM-19400

Fig. 8 — Common-mode input range test circuit with associated pulse wave forms.




Fig. 9 - Differential-mode input range and recovery test circuit with associated pulse wave forms.

92CM-19401




Fig. 10 - Input-output transfer characteristics.

92CS-19402




Fig. 11 - Strobe to output test circuit with associated pulse wave forms.

92CS-19403




Fig. 12 - Gate input to amplifier input ( $t_{GI}$ ) test circuit with associated pulse wave forms.

92CS-19404




Fig. 13 — Gate input to amplifier output ( $t_{GA}$ ) with associated pulse wave forms.

### TERMS, SYMBOLS, AND DEFINITIONS

TERMS	SYMBOLS	DEFINITIONS
*Input Bias Current	$I_{IB}$	The average input current defined as $(I_3+I_4+I_5+I_6)/4$ .
Channel Gate Lead Current	$I_G$	The amount of current drain from the circuit when the channel gate input (Term. 10 or 11) is grounded.
Channel Gate Reverse Current	$I_{GR}$	The leakage current when the channel gate input (Term. 10 or 11) is high.
*Input Offset Current	$I_{IO}$	The difference between amplifier input current values $ I_3-I_4 $ or $ I_5-I_6 $ .
Strobe Load Current	$I_S$	The amount of current drain from the circuit when the strobe terminal is grounded.
Strobe Reverse Current	$I_{SR}$	The leakage current when the strobe input is high.
*Power Dissipation	$P_D$	The amount of power dissipated in the unit.
Common-Mode Recovery Time	$t_{CMR}$	The time required for the voltage at Term. 14 to be within 100 mV. of the DC value (after overshoot or ringing) as referenced to the 10% point of the trailing edge of a common mode overload signal.
Differential Recovery Time	$t_{DR}$	The time required for the device to recover from the specified differential input prior to strobe enable as referenced to the 10% point of the trailing edge of an input pulse. The device is considered recovered when the threshold with the overload signal applied is within 1.0 mV of the threshold with no overload input.
Minimum Time Between Channel Gate Input and Signal Input	$t_{GI}$	The minimum time between 50% point of channel gate input (Term. 10 or 11) and 50% point of signal input (Terms, 3, 4, 5, or 6) that still allows a full width signal at amplifier output.
Propagation Delay — Channel Gate Input to Amplifier Output	$t_{GA}$	The time required for the amplifier output at Term. 1 to reach 50% of its final value as referenced to 50% of the input gate pulse at Term. 10 or 11 (amplifier input = 25 mV DC).
Propagation Delay — Input to Amplifier Output	$t_{IA}$	The time required for the amplifier output pulse at Term. 1 to achieve 50% of its final value referenced to 50% of the input pulse at Terms. 3 and 4 or 5 and 6.
Propagation Delay — Input to Output	$t_{IO}$	The time required for the gate output pulse at Term. 9 to reach the 1.5-volt level as referenced to 50% of the input at Terms. 3 and 4 or 5 and 6.

Terms, Symbols, and Definitions continued on next page.

TERMS, SYMBOLS, AND DEFINITIONS – cont'd



TERMS	SYMBOLS	DEFINITIONS
Strobe Propagation Delay to Output	$t_{SO}$	The time required for the output pulse at Term. 9 to reach the 1.5-volt level as referenced to the 1.5-volt level of the strobe input at Term. 12.
Maximum Common-Mode Input Range	$V_{ICR}$	The common-mode input voltage which causes the output voltage level of the amplifier to decrease by 100 mV. (This is independent of the channel gate input level.)
Maximum Differential Input Range – Gate Input High	$V_{DH}$	The differential input signal which causes the input stage to begin saturation.
Maximum Differential Input Range – Gate Input Low	$V_{DL}$	The differential input signal which causes the output voltage level of the amplifier to decrease by 100 mV.
Channel Gate Input Voltage High	$V_{GH}$	The gate pulse amplitude that allows the amplifier output pulse to just reach 100% of its final value. (Amplifier input is set at 25 mV DC).
Channel Gate Input Voltage Low	$V_{GL}$	The gate pulse amplitude that allows the amplifier output to just reach a 100-mV level. (Amplifier input is set at 25 mV DC).
Input Offset Voltage	$V_{IO}$	The difference in $V_{TH}$ between inputs at Terms. 3 and 4 or 5 and 6.
*Output Voltage High	$V_{OH}$	The high-level output voltage when the output gate is turned off.
*Output Voltage Low	$V_{OL}$	The low-level output voltage when the output gate is saturated and the output sink current is 10 mA.
Input Threshold	$V_{TH}$	The input pulse amplitude at Terms. 3, 4, 5, or 6 that causes the output gate to just reach the low-level output voltage ( $V_{OL}$ ).

\* Standard JEDEC Term, Symbol, and Definition

DIMENSIONAL OUTLINE

14-Lead Dual-In-Line Ceramic Package

JEDEC MO-001-AD



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.120	.160		3.05	4.06
A <sub>1</sub>	.020	.065		.51	1.65
B	.014	.020		.356	.508
B <sub>1</sub>	.050	.065		1.27	1.65
C	.008	.012		.204	.304
D	.745	.770		18.93	19.55
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	.100 TP		2	2.54 TP	
e <sub>A</sub>	.300 TP		2, 3	7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
alpha	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	.050	.085		1.27	2.15
S	.065	.090		1.66	2.28

- NOTES:
- Refer to Rules for Dimensioning Axial Lead Product Outlines.
  - Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  - e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  - alpha applies to spread leads prior to installation.
  - N is the maximum quantity of lead positions.
  - N<sub>1</sub> is the quantity of allowable missing leads.

92SS-441(R)



# Digital Integrated Circuits

CD2500E  
CD2501E  
CD2502E  
CD2503E

## BCD to 7-Segment Decoder-Drivers

Monolithic Silicon



RCA CD2500E series 7-Segment Decoder-Drivers are monolithic MSI integrated circuits which decode BCD (8-4-2-1 code) inputs to 7-line outputs representing a decimal number from 0 to 9 on 7-segment incandescent display devices.

RCA CD2500E and CD2501E are 30 mA per-output-line devices designed for use with incandescent display devices such as the RCA DR2000 and DR2010. The CD2500E, in addition to the outputs for the 7-segment display device, has a decimal point output; the CD2501E also has a special feature, a terminal to provide for ripple blanking output and intensity control input. The ripple blanking output blanks out all non-significant zeroes in the numerical display. The ripple blanking output terminal is also available for use as an intensity control input from an external variable pulse-width control source, as shown in Fig. 7.

RCA CD2502E and CD2503E are 80 mA-per-line versions of the CD2500E and CD2501E, respectively, and are designed for use with high-current lamps and relays.

RCA CD2500E series devices are supplied in 16-lead dual in-line plastic packages which can be used over the operating temperature range of 0°C to +75°C.

### 30mA and 80mA/Segment DECODER-DRIVERS For Use With Low-Voltage Digital Display Devices, Lamps, and Relays




9255-4177

Fig. 1 - CD2500E and CD2502E (with decimal point)

#### FEATURES:

- High current sinking capability for direct display driving
- Intensity control provision
- BCD inputs are compatible with commercially available DTL & TTL devices
- Lamp test provision
- 5V power supply
- Clamp diodes on all inputs
- Lamp supply up to +8 volts
- Ripple blanking capability
- Decimal point output
- Over-range detection (automatic blanking of display device when BCD input > 9)



92CS-15621

Fig. 2 - CD2501E and CD2503E (with ripple blanking and intensity control provision)

**ABSOLUTE MAXIMUM RATINGS at 25°C unless otherwise specified:**

**Power Supply Voltage:**

- Continuous (0°C to +75°C) . . . . . - 0.5 to + 5.5 V
- Pulsed (duration 1 second) . . . . . - 0.5 to + 8 V
- Input Voltage . . . . . - 0.5 to + 5.5 V
- Output Voltage (open collector transistor) . . - 0.5 to + 8 V
- Operating Temperature Range . . . . . 0°C to + 75°C
- Storage Temperature Range . . . . . - 65°C to + 150°C

**Lead Temperature (During Soldering):**

- At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)
- from case for 10 seconds max. . . . . +265°C

**ELECTRICAL CHARACTERISTICS at Ambient Temperature (T<sub>A</sub>) Indicated**

CHARACTERISTICS	SYMBOLS	MEASUREMENT TERMINALS	TEST CONDITIONS	0°C		+ 25°C			+ 75°C		UNITS		
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.			
Input High Voltage (Logic 1)	V <sub>IH</sub>	1, 2, 5, 6, & 7	Input high threshold voltage	2.0	—	2.0	—	—	2.0	—	V		
		3	V <sub>CC</sub> = 4.75 V, I <sub>IH</sub> = 0 Ground all other inputs	2.4	—	2.4	—	—	2.4	—	V		
Input Low Voltage (Logic 0)	V <sub>IL</sub>	1, 2, 5, 6, & 7 3	Input low threshold voltage	—	0.85	—	—	0.85	—	0.85	V		
Input Forward Current	I <sub>IL</sub>	1, 2, 5, 6, & 7	V <sub>F</sub> = 0.45 V	V <sub>CC</sub> = 5.25 V	—	-1.6	—	-1.0	-1.6	—	-1.6	mA	
		3 { CD2501E CD2503E			—	-10.0	—	—	-10.0	—	-10.0		
		3 { CD2500E CD2502E			—	-10.4	—	—	-10.4	—	-10.4		
		1, 2, 5, 6, & 7		V <sub>F</sub> = 0 Terminal 3 only	V <sub>CC</sub> = 4.75 V	—	-1.41	—	—	-1.41	—	-1.41	mA
		3 { CD2501E CD2503E				—	-9.0	—	—	-9.0	—	-9.0	
		3 { CD2500E CD2502E				—	-9.4	—	—	-9.4	—	-9.4	
Input Reverse Current	I <sub>IH</sub>	1, 2, 5, 6, & 7	V <sub>CC</sub> = 5.25 V Terminal 3 grounded	V <sub>R</sub> = 4.5 V	—	40	—	—	40	—	60	μA	
Output Low Voltage	V <sub>OL</sub>	9 thru 15 { CD2500E CD2501E and 4 of CD2500E	V <sub>CC</sub> = 4.75 V I <sub>OL</sub> = 30 mA	—	0.40	—	0.30	0.40	—	0.40	V		
		4 { CD2501E CD2503E	V <sub>CC</sub> = 5.25, I <sub>OL</sub> = 3.2 mA V <sub>CC</sub> = 4.75, I <sub>OL</sub> = 2.82 mA	—	0.45	—	0.30	0.45	—	0.45			
		9 thru 15 { CD2502E CD2503E and 4 of CD2502E	V <sub>CC</sub> = 4.75 V I <sub>OL</sub> = 80 mA	—	1.0	—	0.60	1.0	—	1.0			
Output High Voltage	V <sub>OH</sub>	9 thru 15 — All types and 4 of { CD2500E CD2502E	V <sub>CC</sub> = 5 V I <sub>OH</sub> = 200 μA	8.0	—	8.0	—	—	8.0	—	V		
		4—CD2501E, CD2503E	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -240 μA	2.4	—	2.4	—	—	2.4	—			
Input Capacitance	C <sub>IN</sub>	1, 2, 5, 6, & 7	V <sub>CC</sub> = 5.0 V	—	—	—	3	5	—	—	pF		
Power Supply Current Drain (Terminal 16)	I <sub>CC(L)</sub>	CD2501E CD2503E	V <sub>CC</sub> = 5.0 V (Segment Output Currents = 0)	—	—	—	48	—	—	—	mA		
		CD2500E CD2502E	Terminal 3 Grounded	—	—	—	50	—	—	—			






Fig. 3 - Logic diagram

92CL-15740R1



92SS-4170



92SS-4169

Fig. 5 - Equivalent input circuit for terminals 1, 2, 5, 6 & 7

Fig. 4 - Equivalent output circuits




Fig. 6-Digital display device segment designation

TRUTH TABLE

INPUT 0 = Low Level 1 = High Level					OUTPUT 0 = Filament Lit 1 = Filament OUT										TUBE DISPLAY
D	C	B	A	L/T DP <sub>1</sub> RB <sub>1</sub>	a	b	c	d	e	f	g	DP <sub>0</sub>	RB <sub>0</sub>		
X	X	X	X	0 - X	0	0	0	0	0	0	0	-	1	0	
0	0	0	0	1 - 0	1	1	1	1	1	1	1	-	0	1	
0	0	0	0	1 - 1	0	0	0	0	0	0	1	-	1	0	
0	0	0	1	1 - X	1	0	0	1	1	1	1	-	1	1	
0	0	1	0	1 - X	0	0	1	0	0	1	0	-	1	2	
0	0	1	1	1 - X	0	0	0	0	1	1	0	-	1	3	
0	1	0	0	1 - X	1	0	0	1	1	0	0	-	1	4	
0	1	0	1	1 - X	0	1	0	0	1	0	0	-	1	5	
0	1	1	0	1 - X	0	1	0	0	0	0	0	-	1	6	
0	1	1	1	1 - X	0	0	0	1	1	1	1	-	1	7	
1	0	0	0	1 - X	0	0	0	0	0	0	0	-	1	8	
1	0	0	1	1 - X	0	0	0	0	1	0	0	-	1	9	
1	0	1	0	1 - X	1	1	1	1	1	1	1	-	1	0	
1	0	1	1	1 - X	1	1	1	1	1	1	1	-	1	1	
1	1	0	0	1 - X	1	1	1	1	1	1	1	-	1	2	
1	1	0	1	1 - X	1	1	1	1	1	1	1	-	1	3	
1	1	1	0	1 - X	1	1	1	1	1	1	1	-	1	4	
1	1	1	1	1 - X	1	1	1	1	1	1	1	-	1	5	
-	-	-	-	1 1 -	-	-	-	-	-	-	-	0	-	6	
-	-	-	-	1 0 -	-	-	-	-	-	-	-	1	-	7	
-	-	-	-	0 x -	-	-	-	-	-	-	-	0	-	8	

X - Don't care (0 or 1 entry has no effect)

L/T = Lamp test


RB<sub>1</sub> - Ripple Blanking Input

RB<sub>0</sub> - Ripple Blanking Output

DP<sub>1</sub> = Decimal Point Input

DP<sub>0</sub> = Decimal Point Output






92CM-15763RI

• Resistor pull-up output T<sup>2</sup>L, DTL, or RTL inverter.

\* Suppression of the non-significant zeros (at both extremes of the display) is accomplished by grounding the RB<sub>1</sub> terminal of the devices associated with the most significant digit of the whole part of the number displayed and the least significant digit of the fractional portion of that number.

**Fig. 7 - Typical ripple blanking and intensity control application diagram using RCA CD2501E and display devices DR2000 or equivalents (See Table A)**



92CS-15751

**Fig. 8 - Typical decimal point feature application diagram using RCA CD2500E and RCA display device DR2010 (or equivalent)**


**TABLE A**

DISPLAY DEVICE TYPE	TYPE OF DISPLAY	CHARACTERISTICS
DR2000		Required Driving Current = 24 ± 2 mA per segment
DR2010		0.6" Letter height

### DIMENSIONAL OUTLINE

#### 16-Lead Dual-In-Line Plastic Package

#### JEDEC M0-001-AC



92CM-15967

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.155	.200		3.94	5.08
A <sub>1</sub>	.020	.050		.51	1.27
B	.014	.020		.356	.508
B <sub>1</sub>	.035	.065		.89	1.65
C	.008	.012		.204	.304
D	.745	.785		18.93	19.93
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	.100 TP		2	2.54 TP	
e <sub>A</sub>	.300 TP		2, 3	7.62 TP	
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	.040	.075		1.02	1.90
S	.015	.060		.39	1.52

**NOTES:**

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.



# Digital Integrated Circuits

**CD2150 CD2152**  
**CD2151 CD2153**

**ULTRA-HIGH-SPEED ECCSL<sup>▲</sup> GATES**  
**OR/NOR-Positive Logic**  
Monolithic Silicon

Each device in this series is comprised of a single monolithic silicon chip which includes the logic elements and a reference-threshold supply voltage.

**CD2150 DUAL FOUR-INPUT OR/NOR GATE**

Two gates, each having four inputs and two outputs (one OR and one NOR)

**CD2151 DUAL FOUR-INPUT OR/NOR GATE - With "Phantom OR" Output Capability**

Same as CD2150 except "NOR" output resistors eliminated to allow NOR outputs from these gates to be connected together and also combined with the outputs from any other CD2150-series gate to perform "Phantom OR" function.

**CD2152 EIGHT-INPUT OR/NOR GATE - With "Phantom OR"-Output Capability**


One OR and one NOR output each with an available termination resistor. When resistors are not used outputs can be combined with outputs from any other CD2150-Series gate to perform "Phantom-OR" function.

**CD2153 QUADRUPLE TWO-INPUT NOR GATE - With "Phantom-OR" Output Capability**

Four gates, each having two inputs and one NOR output. Omission of terminating resistors at each output permits the outputs from these gates to be combined with the output from any other CD2150-series gate to perform "Phantom OR" function.

**Applications:** 3rd Generation Business Computers. High-Speed Commercial, Industrial, and Scientific Computers.

- Features:**
- inherent exceptionally high speed  
result of non-saturated transistor operation . . . tpd: 3.6 ns (fan-out 1 + 10 pF) 7.3 ns (fan-out 6 + 60 pF)
  - excellent noise immunity . . . . ±350 mV typical (40% of logic swing) 100% tested for ±255 mV at 25°C
  - capable of driving 100-ohm terminated transmission lines . . . . . insures maximum signal transmission without distortion
  - emitter-follower low-impedance outputs . . . . . permits large fan-out driving capability
  - constant power supply drain . . . . . simplifies power distribution in equipment, minimizes power supply noise and ground lead noise
  - complementary OR/NOR outputs . . . . . reduces number of gates, simplifies logic design
  - +10 to +60°C operating temperature range . . . . . for commercial and industrial equipment
  - 14-lead hermetically sealed ceramic and metal flat package
  - designed for maximum reliability . . . . . all-monolithic silicon epitaxial construction aluminum-to-aluminum ultra-sonic bonding
  - Associated Application Note, ICAN-5025 "Application of RCA CD2150, CD2151, and CD2152 Logic Gates"




LOGIC	VOLTAGE LEVEL	GENERAL EQUATION
POSITIVE	"1" = -0.8	OR $X = A + B + C + \dots$
	"0" = -1.6	NOR $X_c = \overline{A + B + C + \dots}$
NEGATIVE	"1" = -1.6	AND $X = A \cdot B \cdot C \cdot \dots$
	"0" = -0.8	NAND $X_c = \overline{A \cdot B \cdot C \cdot \dots}$

Fig. 1

▲ Emitter-coupled current-steered logic, pronounced "EXCEL".


SCHMATIC DIAGRAMS

CD2150, CD2151\*



\* CD2151 is identical with CD2150 except that  $R_1$  and  $R_{13}$  are eliminated ("NOR" outputs are unterminated).

CD2152



CD2153






Fig. 2

FUNCTIONAL DIAGRAMS



\* CD2151 is identical with CD2150 except that CD2151 does not have resistors between Output Terminals 1 and 4 and V<sub>EE</sub> Terminal 3 (see Schematic Diagrams: Figs. 1a and 1b).

ABSOLUTE-MAXIMUM LIMITS:

STORAGE-TEMPERATURE RANGE . . . . . -55°C to +150°C  
 OPERATING-TEMPERATURE RANGE . . . . . +10°C to +60°C  
 DC SUPPLY VOLTAGE (BETWEEN TERMINALS 3 AND 2). . . . -7 V  
 LEAD TEMPERATURE (During Soldering):  
 At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
 from case for 10 seconds max. . . . . +265°C




Fig.3

TERMINAL VOLTAGE AND/OR CURRENTS:

CD2150, CD2151, CD2153			
TERMINAL	FUNCTION	VOLTAGE	CURRENT
1	OUTPUT	-	±15 mA
2	REFERENCE	0 V	-
3	V <sub>EE</sub>	-7 V	±100 mA
4	OUTPUT	-	±15 mA
5	INPUT	-5 V, +2 V	±15 mA
6	INPUT	-5 V, +2 V	±15 mA
7	INPUT	-5 V, +2 V	±15 mA
8	INPUT	-5 V, +2 V	±15 mA
9	OUTPUT	-	±15 mA
10	OUTPUT	-	±15 mA
11	INPUT	-5 V, +2 V	±15 mA
12	INPUT	-5 V, +2 V	±15 mA
13	INPUT	-5 V, +2 V	±15 mA
14	INPUT	-5 V, +2 V	±15 mA

CD2152			
TERMINAL	FUNCTION	VOLTAGE	CURRENT
1	OUTPUT RESISTOR	-	±15 mA
2	REFERENCE	0 V	-
3	V <sub>EE</sub>	-7 V	±100 mA
4	OUTPUT RESISTOR	-	±15 mA
5	OUTPUT	-	±15 mA
6	INPUT	-5 V, +2 V	±15 mA
7	INPUT	-5 V, +2 V	±15 mA
8	INPUT	-5 V, +2 V	±15 mA
9	INPUT	-5 V, +2 V	±15 mA
10	OUTPUT	-5 V, +2 V	±15 mA
11	INPUT	-5 V, +2 V	±15 mA
12	INPUT	-5 V, +2 V	±15 mA
13	INPUT	-5 V, +2 V	±15 mA
14	OUTPUT	-	±15 mA

ALL VOLTAGES REFERENCED TO TERMINAL No.2

RECOMMENDED MAXIMUM OPERATING LIMITS (T<sub>A</sub> = +10° to +60°C)

Terminal No.2 (GROUND) . . . . . 0 V  
 Terminal No.3 (V<sub>EE</sub>) . . . . . -5.5 V  
 All Inputs . . . . . -0.65 V  
 Each Output . . . . . connected to -1.68 V  
 through 100 Ω resistor

## ELECTRICAL CHARACTERISTICS

For Definitions and Symbols see JEDEC Format MED-1 (9/17/65)

## OPERATING CONDITIONS

PARAMETERS	SYMBOLS	LIMITS			
		CD2150 CD2152		CD2151 CD2153	
		Min.	Typ.	Max.	Units
Operating Temperature	$T_A$	+10	+25	+60	$^{\circ}\text{C}$
DC Supply Voltages	$V_{CC}$	0	0	0	V
	$V_{EE}$	-4.5	-5	-5.5	V
Fan-In Per Gate	CD2150	-	-	4	-
	CD2151	-	-	4	-
	CD2152	-	-	8	-
	CD2153	-	-	2	-
Fan-Out Per Gate (Each output connected to -1.6 V $\pm$ 5% through a 100- $\Omega$ resistor)	N	-	-	6	-
Fan-Out Per Gate (without 100- $\Omega$ termination)	N	-	-	12	-
"Phantom-Or" Output Combinations		-	-	10*	-

STATIC CHARACTERISTICS at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5\text{ V}$ 

CHARACTERISTICS (For Definitions & Symbols see JEDEC Format MED-1 (9/17/65))	SYMBOLS	SPECIAL TEST CONDITIONS	TEST CIRCUITS	LIMITS				TYPICAL CHARACTERIS- TICS CURVES	
				CD2150 CD2152		CD2151 CD2153			
				Fig.	Min.	Typ.	Max.		Units
"0" Output Voltage	$V_{OUT}^{*0}$	Outputs Unloaded	4(c)	-	-1.6	-1.53	V	4(a)	
		Each output connected to -1.6 V through 100 $\Omega$	4(c)	-	-1.6	-1.53	V	4(b)	
"1" Output Voltage	$V_{OUT}^{*1}$	Outputs Unloaded	4(c)	-0.8	-0.76	-	V	4(a)	
		Each output connected to -1.6 V through 100 $\Omega$	4(c)	-0.85	-0.8	-	V	4(b)	
Maximum DC Input Current	$I_{IN}(\text{max.})$	$V_{IN}$ to each input (se- quentially) = -0.8 V	7	-	0.1	0.186	mA	6	
Noise Immunity ( $V_{IN}^{*1}$ )		$V_{IN}$ to each input (se- quentially) = -0.85 V $t_w \Delta V \geq 15\text{ ns}$	—	-0.275	-0.35	-	V	5(c)	
Noise Immunity ( $V_{IN}^{*0}$ )		$V_{IN}$ to each input (se- quentially) = -1.53 V $t_w \Delta V \geq 15\text{ ns}$	—	0.255	0.33	-	V	5(c)	
Power Supply Current Drain	$I_{EE}$	$V_{IN}$ to each input = -0.8 V	CD2150	8(b)	-	44	58	mA	8(a)
			CD2151	9(b)	-	35	47	mA	9(a)
			CD2152	10(b)	-	40	39	mA	10(a)
			CD2153	11(b)	-	35	47	mA	11(a)

**ELECTRICAL CHARACTERISTICS cont'd**

For Definitions and Symbols see JEDEC Format MED-1 (9/17/65)

DYNAMIC CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5 \pm 0.05\text{ V}$

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	TEST CIRCUITS AND WAVEFORMS	LIMITS		TYPICAL CHARACTERISTICS CURVES
		N = NUMBER OF OUTPUT LOADS $C_{OUT}$ = TOTAL ADDED OUTPUT CAPACITANCE		CD2150 CD2152	CD2151 CD2153	
		Fig.	Typical	Units	Fig.	
"0" Propagation Delay Time	$t_{pd0}$	N = 6 $C_{OUT} = 60\text{ pF}$	12(e,f,g)	8.2 <sup>▲</sup>	ns	12(a)
"1" Propagation Delay Time	$t_{pd1}$	N = 6 $C_{OUT} = 60\text{ pF}$	12(e,f,g)	6.3	ns	12(b)
"0" Transition Delay Time	$t_{d0}$	$C_{OUT} = 60\text{ pF}$	13(c,d,e)	4.4 <sup>▲</sup>	ns	13(a)
"1" Transition Delay Time	$t_{d1}$	$C_{OUT} = 60\text{ pF}$	13(c,d,e)	3.4	ns	13(a)
"0" Transition Time	$t_0$	$C_{OUT} = 60\text{ pF}$	13(c,d,e)	6.6 <sup>▲</sup>	ns	13(b)
"1" Transition Time	$t_1$	$C_{OUT} = 60\text{ pF}$	13(c,d,e)	4.9	ns	13(b)

\* Each CD2150 output may be combined with up to 9 CD2151, CD2152, or CD2153 gate outputs, but not with the output of another CD2150 gate.


Each CD2151 NOR output may be combined with up to 9 CD2151, CD2152, or CD2153 gate outputs, and the output of 1 CD2150 gate.

Each CD2152 output may be combined with up to 9 CD2151, CD2152, or CD2153 gate outputs, and the output of 1 CD2150 gate.

●  $t_w \Delta V$  = Pulse having duration  $t_w$  superimposed on  $V_{IN}$ .


▲ These "0" switching times may be improved by connecting each output terminal to  $-1.6\text{ V}$  through a  $100\text{-}\Omega$  resistor.

**STATIC ELECTRICAL CHARACTERISTICS AND TEST SETUP**  
"0" and "1" OUTPUT-VOLTAGE LEVELS vs TEMPERATURE




(a) Outputs Unloaded

92CS-13432



(b) Outputs Loaded

92CS-13436



"0" and "1" OUTPUT-VOLTAGE LEVELS TEST SETUP

$V_{CC}$  (Terminal No.2) = 0 V  
 $V_{EE}$  (Terminal No.3) = -5 V

92CS-13627

(c)

Note: When testing CD2151 in this circuit,  $500\text{-}\Omega$  resistors must be added from NOR Outputs (Terminals No.1 & No.4) to  $-5\text{ V}$ .


When testing CD2152 in this circuit, connect Terminal No.4 to Terminal No.5, and Terminal No.1 to Terminal No.14.

When testing CD2153 in this circuit,  $500\text{-}\Omega$  resistors must be added from each output (terminals Nos.1, 4, 9, and 10) to  $-5\text{ V}$ .

Fig.4


**STATIC ELECTRICAL CHARACTERISTICS**

**TYPICAL TRANSFER & CROSSOVER CHARACTERISTICS vs TEMPERATURE**




(a) Transfer Characteristics (Outputs Unloaded)

92CM-13398



(b) Transfer Characteristics (Outputs Loaded)

92CM-13403



(c) Crossover Characteristics (Outputs Unloaded)

92CS-13619

Fig.5



STATIC ELECTRICAL CHARACTERISTICS AND TEST SETUPS

TYPICAL INPUT CHARACTERISTICS





Fig.6

TRANSFER, CROSSOVER, AND INPUT CHARACTERISTICS TEST SETUP



92CS-13628

V<sub>CC</sub> (Terminal No.2) = 0 V

V<sub>EE</sub> (Terminal No.3) = -5 V


Note: When testing CD2151 in this circuit, 500-Ω resistors must be added from NOR Outputs (Terminals No.1 & No.4) to -5 V.

When testing CD2152 in this circuit, connect Terminal No.4 to Terminal No.5, and Terminal No.1 to Terminal No.14.


When testing CD2153 in this circuit, 500-Ω resistors must be added from each output (Terminal Nos.1, 4, 9, and 10) to -5 V.

Fig.7

CURRENT DRAIN vs TEMPERATURE FOR CD2150



(a) Characteristics




(b) Test Setup


Fig.8

STATIC ELECTRICAL CHARACTERISTICS AND TEST SETUPS

CURRENT DRAIN vs TEMPERATURE FOR CD2151




(a) Characteristics




(b) Test Setup

Fig. 9

CURRENT DRAIN vs TEMPERATURE FOR CD2152




(a) Characteristics




(b) Test Setup

Fig. 10

CURRENT DRAIN vs TEMPERATURE FOR CD2153




(a) Characteristics




(b) Test Setup

Fig. 11


TYPICAL DYNAMIC ELECTRICAL CHARACTERISTICS  
 PROPAGATION DELAY TIMES AND SWITCHING TIMES vs TEMPERATURE




(a) "0" Propagation Delay Time ( $t_{pd0}$ )




(b) "1" Propagation Delay Time ( $t_{pd1}$ )



(c) "0" Switching Time ( $t_0$ )



(d) "1" Switching Time ( $t_1$ )



(e) Test Setup

Fig.12

See Page 10 for Test Conditions

V<sub>CC</sub> (Terminal No.2) = 0 V  
 V<sub>EE</sub> (Terminal No.3) = -5 V

**TYPICAL DYNAMIC ELECTRICAL CHARACTERISTICS AND TEST SETUP**  
**PROPAGATION DELAY TIMES AND SWITCHING TIMES vs TEMPERATURE cont'd**

**TEST CONDITIONS:**

Pulse-Generator Impedance $Z_0$ .....	50 $\Omega$
INPUT PULSE: $t_0$ .....	2 ns
$t_1$ .....	2 ns
Amplitude .....	-0.8 V
Duration .....	100 ns
Repetition Rate .....	1 Mc/s
$C_{IN}$ .....	10 pF x M
$C_{OUT}$ .....	10 pF x N
Oscilloscope Probe Impedance .....	10 M $\Omega$
Type of Driving Circuit .....	CD2150 (typ.)
Type of Loading Circuit .....	CD2150 (typ.)
Bias on Unused Inputs .....	See Table Below
Bias on Unused Outputs .....	Outputs Open

**BIAS TABLE**


OUTPUT	PARAMETER	V <sub>1</sub>	V <sub>2</sub>
NOR	$t_{pd0}$	MAX."ZERO"	MIN."ONE"
	$t_{pd1}$	MIN."ONE"	MAX."ZERO"
OR	$t_{pd0}$	MIN."ONE"	MIN."ONE"
	$t_{pd1}$	MAX."ZERO"	MAX."ZERO"

Note: When testing CD2151 in this circuit, 500- $\Omega$  resistors must be added from NOR Outputs (Terminals No.1 & No.4) to -5 V.

When testing CD2152 in this circuit, connect Terminal No.4 to Terminal No.5, and Terminal No.1 to Terminal No.14.

When testing CD2153 in this circuit, 500- $\Omega$  resistors must be added from each output (Terminals Nos.1, 4, 9, and 10) to -5 V.


(f) Test Conditions




(g) Propagation Delay Time Measurements on Waveforms

Fig.12

**TYPICAL TRANSITION DELAY TIMES AND TRANSITION TIMES vs TEMPERATURE**




(a) "0" and "1" Transition Delay Times ( $t_{d0}$  and  $t_{d1}$ )



(b) "0" and "1" Transition Times ( $t_0$  and  $t_1$ )

Fig.13

**TYPICAL DYNAMIC ELECTRICAL CHARACTERISTIC TEST SETUP**  
**TRANSITION DELAY TIMES AND TRANSITION TIMES vs TEMPERATURE cont'd**



(c) Test Setup

**TEST CONDITIONS:**

Pulse-Generator Impedance	50 Ω
INPUT PULSE: $t_0$	2 ns
$t_1$	2 ns
Amplitude	-0.8 V
Duration	100 ns
Repetition Rate	100 kc/s
C <sub>IN</sub> (Total Excluding ICUT)	10 pF
C <sub>OUT</sub> (Total Excluding ICUT)	60 pF
Oscilloscope Probe Impedance	10 MΩ
Bias on Unused Inputs	MAX. "ZERO"
Bias on Unused Outputs	Outputs Open


Note 1: Adjust -V DC Input voltage to obtain Input bias ( $V_{TYP} \cdot ONE$ ) shown in Fig.4a corresponding to Test Temperature.

Note 2: When testing CD2151 in this circuit, 500-Ω resistors must be added from NOR outputs (Terminals No.1 & No.4) to -5 V.

When testing CD2152 in this circuit, connect Terminal No.4 to Terminal No.5, and Terminal No.1 to Terminal No.14.

When testing CD2153 in this circuit, 500-Ω resistors must be added from each output (Terminals 1, 4, 9, and 10) to -5 V.


(d) Test Conditions



(e) Measurements on Waveforms

Fig.13

**DIMENSIONAL OUTLINE**



**DIMENSIONS IN INCHES AND MILLIMETERS**

**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** Lead dimensions in this zone are not controlled because of irregularities in body and lead finish.

Lead spacing shall be measured within 0.030" (.762 mm) from the point of emergence from the body.



# Digital Integrated Circuits

## CD2154


### ULTRA-HIGH-SPEED ECCSL<sup>▲</sup> GATES NOR-Positive Logic Monolithic Silicon

RCA CD2154 is comprised of four gates each having two inputs and one NOR output. The CD2154 is the same as RCA CD2153 (File No. 308) except that terminating resistors are included at three of the four outputs. The unterminated NOR output may be combined with the output of any other RCA CD2150 series gate to perform the "wired OR" function.

Further information is contained in File No. 308, the technical bulletin for the CD2150 through CD2153. These devices are a series of emitter-coupled logic gates which, together with CD2154 provide a versatile selection of high-speed logic functions with "wired OR" and complementary output options. All five circuits feature an internally generated reference voltage, high noise immunity, fast signal propagation, and 100 Ω-transmission-line drive capability.


<sup>▲</sup>Emitter coupled current-steered logic, pronounced "EXCEL".

### ECCSL NOR Gates for 3rd Generation Business Machines and High-Speed Commercial, Industrial, and Scientific Computers



#### FEATURES:


- High speed non-saturated operation  
Average propagation delay:  
3.6 ns (fan-out 1 + 10 pF)  
7.3 ns (fan-out 6 + 60 pF)
- Excellent noise immunity ± 350 mV typical
- Capable of driving 100-ohm terminated transmission lines
- Emitter-follower low impedance outputs
- +10 to +60°C operating temperature range
- 14-lead hermetically sealed ceramic and metal flat package
- Designed for maximum reliability . . . .  
monolithic silicon epitaxial construction  
aluminum-to-aluminum ultra-sonic bonding
- Associated Application Note, ICAN-5025 "Application of RCA CD2150, CD2151, and CD2152 Logic Gates"
- Associated Technical Bulletin - File No. 308  
Ultra-High-Speed ECCSL Gates CD2150-CD2153



92CS-15848


LOGIC	VOLTAGE LEVEL	TYPICAL EQUATION
POSITIVE	"1" = -0.8 V	NOR $L_C = \overline{A + B}$
	"0" = -1.6 V	
NEGATIVE	"1" = -1.6 V	NAND $L_C = \overline{A \cdot B}$
	"0" = -0.8 V	

Fig. 1 - Logic diagram and equations



92CS-15849

Fig. 2 - Functional diagram.




All resistance values in ohms ▲


Fig. 3 - Schematic diagram.

Electrical Characteristics\* at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 0\text{V}$ ,  $V_{EE} = -5 \pm 0.05\text{V}$   
 Power Supply Current Drain . . . 49 mA typ. (See Figs. 4(a) and 4(b))  
 . . . 65 mA max.

\* For additional data, see File No. 308 on CD2150 series.




(a) Test Setup



(b) Characteristics

Fig. 4 - Current Drain vs Temperature for CD2154

14-Lead Flat Pack JEDEC MO-004-AF



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.008	.100	1	.21	2.54
B	.015	.019	1	.381	.482
C	.003	.006	1	.077	.152
e	.050 TP		2	1.27 TP	
E	.200	.300		5.1	7.6
H	.600	1.000		15.3	25.4
L	.150	.350		3.9	8.8
N	14		3	14	
Q	.005	.050		.13	1.27
S	.000	.050		.00	1.27
Z	.300		4	7.62	
Z1	.400		4	10.16	

NOTES:

1. Refer to Rules for Dimensioning Peripheral Lead Outlines.
2. Leads within .005" (.12 mm) radius of True Position (TP) at maximum material condition.
3. N is the maximum quantity of lead positions.
4. Z and Z1 determine a zone within which all body and lead irregularities lie.

92CS-4300

▲ The resistance values included on the schematic diagram have been supplied as an aid to calculating values of external components. The values shown may vary as much as  $\pm 30\%$ .

RCA reserves the right to make changes in these circuit values provided such changes do not adversely affect the published performance characteristics of the device.



**RCA**  
Solid State  
Division

**CD2155D**

ULTRA - HIGH - SPEED ECCSL\*  
16 - BIT READ - WRITE MEMORY

Monolithic Silicon

RCA CD2155D<sup>▲</sup> is a 16-bit non-destructive readout (NDRO) random access memory, organized in a 16-word, 1-bit configuration. The memory consists of sixteen non-saturating flip-flops arranged in a 4 x 4 matrix with internal X- and Y- select drivers, write and sense drivers, and a sense amplifier. The sense line outputs are designed for external emitter follower resistors thus permitting memory expansion by directly connecting (wire OR-ing) the sense lines of several CD2155D packages.

The CD2155D operates from a negative 5-volt power supply, is logic-level compatible with the RCA CD2150 series of ECCSL circuits, and contains an integral temperature compensated reference voltage source. The performance of the CD2155D is enhanced by the use of multi-layer metallization which results in a smaller chip having lower internal capacitance and minimum interconnection resistance.


#### Mode of Operation (Positive Logic)

Addressing a bit location is accomplished by simultaneously applying a "1" level to the appropriate "X" and "Y" lines. All unselected address lines are held at logic "0". With the "W<sub>0</sub>" (write "0") and "W<sub>1</sub>" (write "1") lines in the "0" state, the selected storage cell supplies current to either the sense "0" or sense "1" lines of the array depending upon the information stored in that cell. This sense current is then amplified and pulse-shaped to produce a logic "1" level at either the "S<sub>0</sub>" (sense "0" output) or "S<sub>1</sub>" (sense "1" output) terminals. Interrogating a cell in this fashion provides NDRO operation since no switching of the storage flip-flop occurs.

Writing of a logic "1" or logic "0" is accomplished by applying logic "1" levels to the appropriate "X" and "Y" lines and simultaneously applying a logic "1" level to either the "W<sub>1</sub>" (write "1") or "W<sub>0</sub>" (write "0") inputs.

## 16-BIT READ-WRITE RANDOM ACCESS MEMORY

For "Scratch Pads," High-Speed Registers, Table Translation, Buffer and Cache-Type Memories, and Microprogramming



#### FEATURES:

- 6.5 ns TYPICAL ACCESS TIME
- 25 ns TYPICAL WRITE-READ CYCLE
- "Wired OR" expansion capability
- High noise immunity -- 40% of logic swing
- 0°C to +75°C operation
- Hermetically Sealed 14-Lead Dual-in-Line Ceramic-and-Metal Package




Fig. 1 - Functional Diagram and Truth Table.

<sup>▲</sup> Formerly Developmental Type TA5318.

\* Emitter-Coupled Current-Steered Logic.

**ABSOLUTE-MAXIMUM LIMITS:**

Storage-Temperature Range . . . . . -65° C to +150° C  
 Operating-Temperature Range . . . . . -55° C to +125° C  
 DC Supply Voltage (V<sub>EE</sub>) . . . . . -7 V  
 DC Current Drain: Input, Output, or DC Supply . . . . . 100 mA  
 DC Voltages at Input Terminals . . . . . -5.0 V to +1.0 V  
 DC Voltages at Output Terminals . . . . . 0 V to +5.0 V


**RECOMMENDED MAXIMUM OPERATING LIMITS:**

Operating Temperature Range . . . . . 0° C to +75° C  
 Terminal No.2 (V<sub>CC</sub>) . . . . . 0 V  
 Terminal No.3 (V<sub>EE</sub>) . . . . . No more negative than -5.5 V  
 All Input Voltages . . . . . No more positive than -0.65 V  
 All Outputs . . . . . Connected to -5.5 V through a 500 Ω resistor or to -1.7 V through a 100 Ω resistor

**LOADING FACTORS for CD2155D:**

Fan-In Load Factor (CD2150 Family)	M (X <sub>i</sub> , Y <sub>j</sub> ) . . . . . 1 Max. M (W <sub>0</sub> , W <sub>1</sub> ) . . . . . ¼ Max.
Fan-Out (Output loaded with 500 Ω resistor to V <sub>EE</sub> or 100 Ω resistor to -1.6 V) (CD2150 Family)	N (S <sub>1</sub> ) . . . . . 6 Max. N (S <sub>0</sub> )
“Wired-OR” Output Combinations	>16*

\* The tradeoff associated with the “WiredOR” output combinations is an improvement in speed (by saving several logic delays) at the expense of an upward shift of the “O” level. See curve, Fig. 8.



**Fig. 2 - Schematic Diagram of Cell and the Sense Amplifier for CD2155D.**

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 0\text{V}$ ,  $V_{EE} = -5.0 \pm 0.05\text{V}$**

CHARACTERISTICS	SYM-BOLS	TEST POINTS	TEST CONDITIONS	TEST CIR-CUIT	LIMITS CD2155D				UNITS	Characteristic Curves and Waveforms Fig.
				FIG.	MIN.	TYP.	MAX.			
<b>STATIC CHARACTERISTICS</b> For additional characteristics, see page 4.										
"Output High" Voltage	$V_{OH}$	$S_0$ or $S_1$	$X_i = Y_j =$ $W_1 = -0.80\text{V}$ $R_L = 500\Omega$ to $V_{EE}$	3(a)	-0.85	-0.80	-	V	3(b)	
"Output Low" Voltage	$V_{OL}$	$S_0$ or $S_1$	All $X =$ All $Y = W_0 =$ $W_1 = -1.60\text{V}$ $R_L = 500\Omega$ to $V_{EE}$	3(a)	-	-1.6	-1.53	V	3(b)	
Input Current	$I_{IH}$	$I_{IN}(X_i, Y_j)$	$X_i$ or $Y_j = -0.80\text{V}$ All other $X, Y = -1.60\text{V}$	4	-	+80	+150	$\mu\text{A}$		
	$I_{IH}$	$I_{IN}(W_1, W_0)$	$W_0$ or $W_1 = -0.80$		-	+20	+38			
	$I_{IL}$	$I_{IN}(X_i, Y_j)$	$X_i$ or $Y_j = -1.60\text{V}$ All other $X, Y = -1.60\text{V}$		-	+15	+35			
	$I_{IL}$	$I_{IN}(W_1, W_0)$	$W_0$ or $W_1 = -1.60\text{V}$		<+1	+5				
Power Supply Current Drain	$I_{PD}$	$V_{EE}$	$X_i = Y_j = -0.80\text{V}$ All other $X, Y = -1.60\text{V}$ $W_0 = W_1 = -1.60$	5(a)	-	50	63	mA	5(b)	
Address Line Sensing Threshold Voltage	$V_{TH}$	$S_0$	Connect all unused $X,$ $Y,$ & $W$ inputs to $-1.6\text{V}$							
			$(X_i = Y_j = -0.80\text{V})$ $(W_0 = -0.80\text{V})$							
		$(X_i = Y_j = -1.10\text{V})$ $(W_0 = -1.60\text{V})$	-0.90	-0.80	-	V				
		$S_1$	$(X_i = Y_j = -0.80\text{V})$ $(W_1 = -0.80\text{V})$							
$(X_i = Y_j = -1.10\text{V})$ $(W_1 = -1.60\text{V})$	-0.90		-0.80	-	V					
Address Line Writing Threshold Voltage	$V_{TH}$	$S_0$	Connect all unused $X,$ $Y,$ & $W$ inputs to $-1.60\text{V}$							
			$(X_i = Y_j = -1.050\text{V})$ $(W_0 = -0.80\text{V})$							
		$(X_i = Y_j = -1.050\text{V})$ $(W_0 = -1.60\text{V})$	-0.90	-0.80	-	V				
		$S_1$	$(X_i = Y_j = -1.050\text{V})$ $(W_1 = -0.80\text{V})$							
$(X_i = Y_j = -1.050\text{V})$ $(W_1 = -1.60\text{V})$	-0.90		-0.80	-	V					

\* Set up Conditions    ▲ Test Conditions

## STATIC CHARACTERISTICS (cont'd)

CHARACTERISTICS	SYM-BOLS	TEST POINTS	TEST CONDITIONS	TEST CIR-CUIT	LIMITS CD2155D			UNITS	Characteristic Curves and Waveforms Fig.	
				FIG.	MIN.	TYP.	MAX.			
Address Line Inhibit Threshold Voltage	$V_{TH}$	$S_0$	Connect all unused X, Y, & W inputs to -1.60V * $X_i = Y_j = W_0 = -0.80V$							
			$\Delta(X_i = Y_j = -1.30V)$ ( $W_0 = -1.60V$ )		-	-1.60	-1.50	V		
	$V_{TH}$	$S_1$	* $X_i = Y_j = W_1 = -0.80V$							
			$\Delta(X_i = Y_j = -1.30V)$ ( $W_1 = -1.60V$ )		-	-1.60	-1.50	V		
Write Line Writing Threshold Voltage	$V_{TH}$	$S_0$	Connect all unused X, Y, & W inputs to -1.60V * $X_i = Y_j = -0.80V$ ( $W_0 = -1.050V$ )							
			$\Delta(X_i = Y_j = -0.80V)$ ( $W_0 = -1.60V$ )		-0.90	-0.80	-	V		
		$S_1$	* $X_i = Y_j = -0.80V$ ( $W_1 = -1.050V$ )							
			$\Delta(X_i = Y_j = -0.80V)$ ( $W_1 = -1.60V$ )		-0.90	-0.80	-	V		
Write Line Sensing Inhibit Threshold Voltage	$V_{TH}$	$S_0$	Connect all X, Y inputs to -1.60V $\Delta(W_0 = -1.60V)$ ( $W_1 = -1.350V$ )							
			$\Delta(W_0 = -1.350V)$ ( $W_1 = -1.60V$ )		-	-1.60	-1.50	V		
		$S_1$	$\Delta(W_0 = -1.350V)$ ( $W_1 = -1.60V$ )							


## DYNAMIC CHARACTERISTICS

Write Pulse Duration	$t_w$	$W_0, W_1$	Fig. 6(b)	6(a)	4.5	-	-	ns	6(c, d)
Read Delay Time	$t_{rd}$	$(X_i - Y_j)$ to $S_0$ or $S_1$	Fig. 7(b)	7(a)	-	6.5	10	ns	7(c, d)
Read Recovery Time	$t_{rr}$	$(X_i - Y_j)$ to $S_0$ or $S_1$	Fig. 7(b)	7(a)	-	8.2	12	ns	7(c, d)
Write Recovery Time	$t_{wr}$	$W_0$ or $W_1$ to $S_0$ or $S_1$	Fig. 7(b)	7(a)	-	11.5	15	ns	7(c, e)
Write Select Time	$t_{ws}$	$W_0$ or $W_1$ to $S_0$ or $S_1$	Fig. 7(b)	7(a)	6	8	-	ns	7(c, f)
Write Completion Time	$t_{wc}$	$S_0$ or $S_1$	Fig. 7(b)	7(a)	8	10	-	ns	7(c, f)
Rise Time	$t_r$	$S_0, S_1$	Fig. 7(b)	7(a)	-	2.5	5	ns	7(c, g)
Fall Time	$t_f$	$S_0, S_1$	Fig. 7(b)	7(a)	-	3.0	5	ns	7(c, g)

\* Set up Conditions

▲ Test Conditions

**STATIC ELECTRICAL CHARACTERISTICS FOR CD2155D  
OUTPUT VOLTAGE LEVELS**



(a) Test Setup

Fig. 3

(b) Characteristics

**ADDRESS INPUT AND WRITE INPUT CURRENT MEASUREMENT**





Fig. 4 Test Setup

**POWER SUPPLY CURRENT DRAIN CHARACTERISTICS**




(a) Test Setup

Fig. 5

(b) Characteristics


### DYNAMIC ELECTRICAL CHARACTERISTICS AND TEST SETUPS FOR CD2155D WRITE PULSE CHARACTERISTICS



- Pulse-Generator Output Impedance ( $Z_0$ ) . . . . . 50  $\Omega$   
 Pulse-Generator Characteristics  
 Write-Pulse Inputs:  
 $t_r$  . . . . . 2 ns max.  
 $t_f$  . . . . . 2 ns max.  
 Amplitude ("1" Level) . . . . . Variable  
 Amplitude ("0" Level) . . . . . -1.6 V  
 Duration . . . . . Variable  
 Repetition Rate . . . . . 15 MHz max.  
 ( $X_i$ - $Y_j$ ) Inputs:  
 Amplitude ("1" Level) . . . . . Variable dc  
 Amplitude ("0" Level), Unused Inputs . . . . . -1.6 V


(a) Test Setup

(b) Test Conditions



(c) Waveforms


92CM-15893



(d) Characteristics

Fig. 6


**DYNAMIC ELECTRICAL CHARACTERISTICS FOR CD2155D  
READ WRITE CHARACTERISTICS**




**(a) Test Setup**

Pulse-Generator Impedance $Z_0$	50 $\Omega$	Amplitude	"0" -1.6 V
INPUT PULSE:		Duration	.X, Y ... 500 ns W <sub>0</sub> , W <sub>1</sub> ... 25 ns
$t_r$	3 $\pm$ 2 ns	Repetition	.X, Y ... 300 kHz W <sub>0</sub> , W <sub>1</sub> ... 75 kHz
$t_f$	3 $\pm$ 2 ns		
Amplitude	"1" -0.8 V		


**(b) Test Conditions**



**(c) Input-Output Timing Waveforms**




**(d) Read Characteristics**




**(e) Write Recovery Time**

**Fig. 7**

DYNAMIC ELECTRICAL CHARACTERISTICS (cont'd)



(f) Write Select and Write Complete Time



(g) Transition Time

Fig. 7

LOADING CHARACTERISTICS  
NUMBER OF "WIRED-OR" OUTPUTS





Fig. 8

DIMENSIONAL OUTLINE  
14-LEAD DUAL-IN-LINE PACKAGE JEDEC MO-001-AD



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	.155	.200		3.94	5.08
A <sub>1</sub>	.020	.050		.51	1.27
B	.014	.020		.356	.508
B <sub>1</sub>	.050	.065		1.27	1.65
C	.008	.012		.204	.304
D	.745	.770		18.93	19.55
E	.300	.325		7.62	8.25
E <sub>1</sub>	.240	.260		6.10	6.60
e <sub>1</sub>	.100 TP	.300 TP	2	2.54 TP	7.62 TP
e <sub>A</sub>			2, 3		
L	.125	.150		3.18	3.81
L <sub>2</sub>	.000	.030		.000	.76
α	0°	15°	4	0°	15°
N	14	5		14	
N <sub>1</sub>	0	6		0	
Q <sub>1</sub>	.040	.075		1.02	1.90
S	.065	.090		1.66	2.28

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads within .005" (.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.



# **Linear IC AM and FM Receiver Circuits**



# Linear Integrated Circuits

## CA3052

### Special-Function Sub-System Stereo Preamplifier

The RCA CA3052 is a silicon monolithic integrated circuit designed specifically for stereo preamplifier service. The circuit consists of four independent AC amplifiers which can operate from a single-ended supply.

The CA3052 can operate as an equalizer amplifier in tape recorders, magnetic cartridge phonograph applications, and tone control amplifiers. The CA3052 can provide all of the amplification necessary for a full-function stereo preamplifier.


The CA3052 is supplied in a 16-lead dual-in-line plastic package.

#### APPLICATIONS

- Full-function stereo preamplifiers
- Tape recorder and playback preamplifiers
- Tone Generators

## FOUR INDEPENDENT AC AMPLIFIERS

For Stereo Preamplifiers,  
Magnetic Pickups,  
Tape Heads, etc.



CA3052

#### FEATURES

- Four AC amplifiers on a common substrate
- Independently accessible inputs and outputs
- Operates from single-ended supply

#### EACH AMPLIFIER

- High voltage gain . . . . . 53 dB min.
- High input resistance . . . . . 90 k  $\Omega$  typ.
- Undistorted output voltage . . . . . 2 V rms min.
- Output Impedance . . . . . 1 k  $\Omega$  typ.
- Open-loop bandwidth . . . . . 300 kHz typ.

RCA CA3048 Amplifier Array (File No.377) is schematically identical with the CA3052. Each amplifier of the CA3048 is tightly specified for equivalent output noise under a variety of test methods. The CA3052 is specified using RIAA test methods for equivalent input noise using one test method for amplifiers 1 and 4, and an appropriately different method for amplifiers 2 and 3.




Fig. 1 - Block diagram of stereo preamplifier using CA3052.

**ABSOLUTE-MAXIMUM RATINGS at  $T_A = 25^\circ\text{C}$ :**

DISSIPATION:

Up to  $T_A = 55^\circ\text{C}$  ..... 750 mW  
 Above  $T_A = 55^\circ\text{C}$  ..... Derate linearly at 7.7 mW/ $^\circ\text{C}$

TEMPERATURE RANGE:

Operating .....  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$   
 Storage .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (During Soldering):

At distance  $1/16 \pm 1/32$  inch (1.59  $\pm$  0.79mm) .....  
 from case for 10 seconds max. ....  $+265^\circ\text{C}$

POWER SUPPLY VOLTAGE ..... +16 V

AC INPUT VOLTAGE ..... 0.5 V rms

**MAXIMUM VOLTAGE RATINGS**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 4 is +2 to -3.6 volts.

TERMINAL No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1		+16 0	*	*	*	*	*	*	*	*	*	*	*	*	0 -16	*
2			*	+2 -3.6	0	*	*	+2 -3.6	+2 -3.6	*	*	+16 0	+2 -3.6	*	+16 0	0 -16
3				+5 -5	*	*	*	*	*	*	*	*	*	*	*	*
4					+3.6 -2	*	*	*	*	*	*	*	*	*	*	*
5						0 -16	*	+2 -3.6	+2 -3.6	*	0 -16	+16 0	+2 -3.6	*	+16 0	*
6							*	*	*	*	*	*	0 -16	*	*	*
7								+5 -5	*	*	*	*	*	*	*	*
8									*	*	*	*	*	*	*	*
9										+5 -5	*	*	*	*	*	*
10											*	*	*	*	*	*
11												*	*	*	*	*
12													0 -16	*	*	*
13														+5 -5	*	*
14															*	*
15																+16 0
16																


\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	TEST CIRCUIT	LIMITS CA3052			UNITS	TYPICAL CHARACTERISTICS CURVES
			FIG.	MIN.	TYP.	MAX.		FIG.
STATIC								
Current drain per amplifier pair	$I_{12}$ or $I_{15}$	$V_{CC} = +12\text{ V}$	3	9.5	13.5	17.5	mA	4, 5
DC Voltage at Output Terminals	$V_1, V_6, V_{11}, V_{16}$	$V_{CC} = +12\text{ V}$	3	6.1	6.9	8.1	V	—
DC Voltage at Feedback Terminals	$V_3, V_7, V_{10}, V_{14}$	$V_{CC} = +12\text{ V}$	3	1.7	2.0	2.3	V	—
DC Voltage at Input Terminals	$V_4, V_8, V_9, V_{13}$	$V_{CC} = +12\text{ V}$	3	2.2	2.5	2.8	V	—
DYNAMIC each amplifier with no AC feedback unless otherwise noted—terminals 3, 7, 10, & 14 bypassed to ground								
Open-Loop Gain	$A_{OL}$	$V_{CC} = +12\text{ V}$ $E_{IN} = 2\text{ mV}$ $f = 10\text{ kHz}$	6	53	58	—	dB	7, 8
Open-Loop Output Voltage Swing	$V_{O(rms)}$	$V_{CC} = +12\text{ V}$ $f = 1\text{ kHz}$ THD = 5%	6	2.0	2.4	—	V	—
Open-Loop -3 dB Bandwidth	BW	$V_{CC} = +12\text{ V}$ $E_{IN} = 2\text{ mV}$	6	—	300	—	kHz	9
Open-Loop Total Harmonic Distortion	THD	$V_{CC} = +12\text{ V}, f = 1\text{ kHz}$ $E_{OUT} = 2\text{ V rms}$	6	—	0.65	—	%	10
Input Resistance	$R_{IN}$	$V_{CC} = +12\text{ V}, f = 1\text{ kHz}$	—	—	90	—	$k\Omega$	—
Input Capacitance	$C_{IN}$	$V_{CC} = +12\text{ V}, f = 1\text{ MHz}$	—	—	9	—	pF	—
Output Resistance	$R_{OUT}$	$V_{CC} = +12\text{ V}, f = 1\text{ kHz}$	—	—	1	—	$k\Omega$	—
Feedback Capacitance (Output to non-inverting Input)	$C_{FB}$	$V_{CC} = +12\text{ V}$ $f = 1\text{ MHz}$	—	—	< 0.1	—	pF	—
Equivalent Input Noise Voltage (Amplifiers 1 & 4), "C" Filter at Output*	$E_{N1}\ddagger$	$V_{CC} = +10\text{ V}$ $R_S = 5\text{ k}\Omega$ $A = 45\text{ dB}$	12	—	1.7	6.4	$\mu\text{V}$	—
Equivalent Input Noise Voltage (Amplifiers 2 & 3) RIAA Compensated*	$E_{N2}\ddagger$	$V_{CC} = +10\text{ V}$ $R_S = 5\text{ k}\Omega$ $A = 64\text{ dB (1 kHz)}$	11	—	4	15.0	$\mu\text{V}$	—
Inter-Amplifier Audio Separation "Cross Talk"		$V_{CC} = +12\text{ V}$ $f = 1\text{ kHz}$ 0 dB = 0.78 V	13	—	< -45	—	dB	—
Inter-Amplifier Capacitance (Any amplifier output to any other amplifier input)	C	$V_{CC} = +12\text{ V}$ $f = 1\text{ MHz}$	—	—	< 0.02	—	pF	—

\*Per IHF Standard Methods of Measurement for Audio Amplifiers IHF-A-201, 1966


\ddagger ac feedback included in test circuit



NOTE: ALL RESISTOR VALUES ARE IN OHMS


92CM-15412

Fig. 2 - Schematic diagram for CA3052.



\* CONNECT TO APPROPRIATE TERMINAL TO READ VOLTAGE 92CS-15473

Fig. 3 - Test circuit for measurement of collector supply voltage and currents.



9255-4120

Fig. 4 - Typical DC supply current vs. supply voltage.




Fig. 5 - Typical DC supply current vs ambient temperature.





Fig. 7 - Typical amplifier gain vs DC supply voltage.



\* Sig Gen should be a low distortion type (0.2% THD or less) HP206A or equivalent.

● Adjustment of  $E_g$  to 2 volts will make  $E_s = 2\text{mV}$ .

Test Circuit shows Amplifier #1 under test, to test Amplifiers 2, 3, or 4; Connect terminals as shown in Table.

AMPLIFIER	TERMINALS		
	OUTPUT	INPUT	BYPASS
1	1	4	3
2	6	8	7
3	11	9	10
4	16	13	14

Fig. 6 - Test circuit for measurement of distortion, open-loop gain, and bandwidth characteristics.




Fig. 8 - Typical open-loop gain vs ambient temperature.






Fig. 9 - Typical open-loop gain vs frequency.



92CS-15462


Fig. 10. - Typical total harmonic distortion vs ambient temperature.



92SS-4121

\*Resistors are low noise precision, (1%) Metal Film type. Resistor values are in ohms; capacitance values are in microfarads, unless otherwise specified.


Fig. 12 - Test circuit for measurement of equivalent input noise voltage of amplifiers 1 and 4.



92SS-4122

\*Resistors are low noise precision (1%) Metal Film type.

Fig. 11 - Test circuit for equivalent input noise voltage measurement, RIAA compensated.



92CS-15471

\*V.T.V.M. - Hewlett-Packard Model 400D or equivalent.

Procedure:

1. Adjust Signal Generator for 0 dB output at reference terminal.
2. Read voltage at other output terminals (Figure shows terminal #1 used as reference).

Fig. 13 - Test circuit for measurement of inter-amplifier audio separation "cross talk" characteristic.








Fig. 15 - Typical amplifier gain vs feedback resistance

## OPERATING CONSIDERATIONS

### Economical Gain Control

The CA3052 is designed to permit flexibility in the methods by which amplifier gain can be controlled. Fig. 15 shows a curve of the gain of an amplifier when the internal resistive feedback of the device is used in conjunction with an external resistor. Although measured gain of various amplifiers will not be uniform, because of tolerances of internal resistances, this method is very economical and easy to apply.


### Stability

The CA3052, as in other devices having high gain-bandwidth product, requires some attention to circuit layout, design, and construction to achieve stability.

Should the CA3052 be left unterminated, socket capacitance alone will provide sufficient feedback to cause high frequency oscillations; therefore, all test circuits in this data bulletin include loading networks that provide stability under all conditions.

## DIMENSIONAL OUTLINE

### 16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1

#### NOTES:


- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- $e_A$  applies in zone L<sub>2</sub> when unit installed.
- a applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013"



# Linear Integrated Circuits

Monolithic Silicon

## CA3090AQ



### Stereo Multiplex Decoder

For FM Stereo Multiplex Systems

#### Features:

- Requires the use of only one low-inductance tuning coil
- Automatic stereo switching
- Directly drives a stereo indicator lamp up to 100 mA
- Includes driver for stereo-lamp indicator
- Operates from a wide range of power supplies: 10 to 16 volts
- Requires only one adjustment for alignment
- Switching from monaural to stereo and stereo to monaural produces no audible thumps

RCA-CA3090AQ\*, a monolithic silicon integrated circuit, is a stereo multiplex decoder intended for FM multiplex systems.

The CA3090AQ is the successor to the CA3090Q; it offers three major advantages over the CA3090Q as follows:

1. Can directly drive a stereo indicator lamp with a current drain of up to 100 mA.
2. Stereo Defeat/Enable control-voltage specifications.
3. Capable of operation with lower distortion.

This stereo multiplex decoder requires only one low-inductance tuning coil (requires only one adjustment for complete alignment), provides automatic stereo switching, energizes a stereo indicator lamp, and operates from a wide range of voltage supplies.

Figure 1 shows the block diagram for the CA3090AQ. The input signal from the detector is amplified by a low-distortion preamplifier and simultaneously applied to both the 19-kHz and 38-kHz synchronous detectors. A 76-kHz signal, generated by a local voltage-controlled oscillator (VCO), is counted down by two frequency dividers to a 38-kHz signal and to two 19-kHz signals in phase quadrature. The 19-kHz pilot-tone supplied by the FM detector is compared to the locally generated 19-kHz signal in a synchronous detector. The resultant signal controls the voltage controlled oscillator (VCO) so that it produces an output signal to phase-lock the stereo decoder with the pilot tone. A second synchronous detector compares the locally generated 19-kHz signal with the 19-kHz pilot tone. If the pilot tone exceeds an externally adjustable threshold voltage, a Schmitt trigger circuit is energized. The signal from the Schmitt trigger lights the stereo indicator, enables the 38-kHz synchronous detector, and automatically switches

- Low distortion: under 0.5%
- Separate dc input permits stereo defeat or enable
- High signal output: directly drives audio amplifiers
- Excellent SCA (storecast) rejection: 55 dB typ.
- High audio channel separation: 40 dB typ.

the CA3090AQ from monaural to stereo operation. The output signal from the 38-kHz detector and the composite signal from the preamplifier are applied to a matrixing circuit from which emerge the resultant left and right channel audio signals. These signals are applied to their respective left and right post amplifiers for amplification to a level sufficient to drive most audio amplifiers.

The CA3090AQ may be used without the stereo defeat/enable function (see Fig. 6) if a control voltage for this function is not readily available. In this case, Terminal 14 should be grounded.

The CA3090AQ utilizes the 16-lead quad-in-line plastic package and operates over the ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

\* Formerly Developmental Type No. TA6262G.

#### MAXIMUM RATINGS, Absolute Maximum Values at $T_A = 25^{\circ}\text{C}$

DC Supply Voltage	16 V
Current at Term. 12	100 mA
Input Signal Voltage (Composite) <sup>■</sup>	400 mV
Ambient Temperature Range:	
Operating	$-55$ to $+125^{\circ}\text{C}$
Storage	$-65$ to $+150^{\circ}\text{C}$
Lead Temperature (during soldering):	
At distance not less than 1/32" (0.79 mm)	
from case for 10 s max.	$+265^{\circ}\text{C}$

- For stereo operation, a minimum input signal voltage (composite) of 40 mV is required.

**ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	TERMINAL MEASURED AND SYMBOL	TEST CONDITIONS			LIMITS			UNITS
		Typ. Char. Curve Fig. No.	$T_A = 25^\circ\text{C}$ $V^+ = 12\text{ V}$ (unless specified otherwise)	Circuit Fig. No.	Min.	Typ.	Max.	
<b>Static Characteristics</b>								
Total Current (Terms. 9, 10, 11)	$I_{\text{total}}$		Lamp OFF	3	—	22	27	mA
DC Voltage:								
Term. 1	$V_1$			3	1.6	2.3	3.1	V
Term. 6 (Indicator Lamp OFF)	$V_6$			3	—	2.1	3.6	V
Terms. 9 and 10	$V_9 \& 10$			3	4.7	6.4	8.4	V
Term. 12 (Indicator Lamp OFF)	$V_{12}$		$V^+ = 16\text{ V}$		12.7	—	—	V
Voltage Differential (Term. 2—Term. 1)	$V_2 - V_1$			3	—	0	0.1	V
Current at Term. 12 (In actual use external circuit resistance (e.g. lamp should limit Term. 12 to the maximum rated value of 100 mA.))		4	$V_{IN}$ (at $f = 19\text{ kHz}$ ) = 18 mV	1	75	100	—	mA
<b>Dynamic Characteristics</b>								
Input Impedance	$Z_{IN}$			7	—	50k	—	$\Omega$
Channel Separation (L + R Reference)*				7	25	40	—	dB
Channel Balance (Monaural)				7	—	0.3	3	dB
Monaural Gain			$V_{IN} = 180\text{ mV}$		3	6	9	dB
Stereo/Monaural Gain Ratio*				7	—	$\pm 0.3$	$\pm 3$	dB
Indicator Lamp — Turn-ON Voltage		5	19-kHz pilot-tone @ Term. 1	7	—	4	—	mV
Capture Range (Deviation from 76-kHz center frequency)		7, 8	19-kHz pilot-tone voltage = 18 mV	7	$\pm 6.6$	$\pm 10$	—	%
Distortion (75- $\mu\text{s}$ de-emphasis):								
2nd Harmonic			$V_{IN} = 240\text{ mV}$	7	—	0.2	—	%
3rd, 4th, and 5th Harmonic				7	—	<0.1	—	%
19-kHz Rejection				7	—	35	—	dB
38-kHz Rejection				7	—	25	—	dB
SCA (storecast) Rejection				7	—	55	—	dB
Stereo Defeat Voltage ( $V_4$ )					—	1.2	<0.9	V
Stereo Enable Voltage ( $V_4$ )					>1.6	1.2	—	V

**NOTE:** For improved pilot sensitivity and overload characteristics, replace the 150-ohm resistor between Terminals 7 and 8 with a Series L-C Network (L = 4.7 mH, C = 0.015  $\mu\text{F}$ ). Under these conditions, Indicator Lamp Sensitivity: 'ON' = 3.3 mV, 'OFF' = 2.0 mV

\* For stereo operation, test conditions require a composite stereo input signal (modulated at 1 kHz) including a 19-kHz (18 mV) pilot-tone signal.






Fig. 1 — Functional block diagram of the CA3090AQ.

NOTE 1  
THE BYPASS CAPACITOR MAY BE OMITTED WITH AN APPROXIMATE LOSS OF ONLY 1 dB IN GAIN

NOTE 2  
IF TERMINAL 3 IS FLOATING OR GROUNDED, THE CIRCUIT WILL FUNCTION IN STEREO REGARDLESS OF THE VOLTAGE ON TERMINAL 4. IF TERMINAL 3 IS CONNECTED TO TERMINAL 6 (THROUGH A 47,000 OHMS RESISTOR), THE CIRCUIT CAN THEN DEFEAT OR ENABLE THE STEREO FUNCTION








Fig. 3 - Test circuit for DC characteristics.




Fig. 5 - Test circuit for use with stereo defeat/enable.




Fig. 4 - Indicator lamp characteristics ( $I_C$  vs.  $V_{CE}$ ).




Fig. 6 - Test circuit for use without stereo defeat/enable.




Fig. 7 - Test circuit for measurement of dynamic characteristics.




Fig. 8 — Pilot-tone voltage level vs. VCO frequency with no pilot-tone applied.




Fig. 9 — Filter capacitance vs. VCO frequency with no pilot-tone applied.







Fig. 10 — Photographs of the CA3090AQ and outboard components mounted on a 2 X 2½-inch printed-circuit board to constitute a complete stereo multiplex decoder.

DIMENSIONAL OUTLINE



RECOMMENDED MOUNTING-HOLE DIMENSIONS AND SPACINGS



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.



# Linear Integrated Circuits

Monolithic Silicon

## CA3088E

### AM Receiver Subsystem and General-Purpose Amplifier Array

Includes: AM Converter, IF Amplifiers, Detector and Audio Preamplicifier  
For Applications in a Variety of AM Broadcast and Communications  
Receivers and Applications Requiring an Array of Amplifiers

#### Features:

- Excellent overload characteristics
- AGC for IF amplifier
- Buffered output signal for tuning meter
- Internal Zener diode provides voltage regulation
- Two IF amplifier stages
- Low-noise converter and first IF amplifier
- Low harmonic distortion (THD)
- Delayed AGC for RF amplifier
- Terminals for optional inclusion of tone control



H-1622

16-Lead Dual-In-Line  
Plastic Package

RCA-CA3088E\*, a monolithic integrated circuit, is an AM subsystem that provides the converter, IF amplifier, detector, and audio preamplifier stages for an AM receiver.

The CA3088E also provides internal AGC for the first IF amplifier stage, delayed AGC for an optional external RF amplifier, a buffer stage to drive a tuning meter, and terminals facilitating the optional use of a tone control.

Fig. 2 is a functional diagram of the CA3088E. The signal from the low-noise converter is applied to the first IF amplifier and is then coupled to the second IF amplifier. This IF signal is then detected and externally filtered. The resultant audio signal is applied to an audio preamplifier. Optionally, a tone control circuit may be connected at the junction of the detector circuit and the audio preamplifier. The gain of the first IF amplifier stage is controlled by an internal AGC circuit. The CA3088E supplies a delayed AGC signal output for use with an external RF amplifier. A buffered output signal is also available for driving a tuning meter. A DC voltage, internally regulated by a Zener diode,

- Operates from wide range of power supplies:  $V^+ = 6$  to 16 volts
- Optional AC and/or DC feedback on wide-band amplifier
- Array of amplifiers for general-purpose applications
- Suitable for use with optional external RF stage, either MOS or bipolar

supplies the second IF amplifier, the AGC and tuning meter circuits and may also be used with any other stage.

The CA3088E features four independent transistor amplifiers, each incorporating internal biasing for temperature tracking. These amplifiers are particularly useful in general-purpose amplifier, oscillator, and detector applications in a wide variety of equipment designs.

The CA3088E utilizes a 16-lead dual-in-line plastic package and operates over an ambient temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

\* Formerly Developmental Type TA5842.

#### MAXIMUM RATINGS, Absolute Maximum Values, at $T_A = 25^{\circ}\text{C}$

DC SUPPLY VOLTAGE:		
Across Term. 5 and Terms. 3, 6, 13, 16, respectively	16	V
DC CURRENT:		
At Terms. 3, 6, 13, 16, respectively	10	mA
At Term. 10	30	mA
DEVICE DISSIPATION:		
Up to $T_A = 50^{\circ}\text{C}$	760	mW
Above $T_A = 50^{\circ}\text{C}$	derate linearly 7.6	mW/ $^{\circ}\text{C}$
AMBIENT TEMPERATURE RANGE:		
Operating	$-40$ to $+85$	$^{\circ}\text{C}$
Storage	$-65$ to $+150$	$^{\circ}\text{C}$
LEAD TEMPERATURE (During soldering):		
At distance not less than 1/32" (0.79 mm) from case for 10 seconds max.	+265	$^{\circ}\text{C}$



TYPICAL ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		TYPICAL VALUES	UNITS	
		$T_A = 25^\circ\text{C}$ $V^+ = 12\text{ V}$	TEST CIRCUIT FIG. NO.			
<b>Static (DC) Characteristics</b>						
DC Voltages:						
Terms. 1, 4, 9, 11	$V_{1, 4, 9, 11}$		1	0.7	V	
Terms. 2, 7, 8	$V_{2, 7, 8}$			1.4	V	
Term. 10	$V_{10}$			5.6	V	
Term. 12	$V_{12}$			0	V	
Term. 15	$V_{15}$			3.5	V	
DC Current:						
Term. 3	$I_3$		1	0.35	mA	
Term. 6	$I_6$			1.0	mA	
Term. 10	$I_{10}$			20	mA	
Term. 13	$I_{13}$			0	mA	
Term. 16	$I_{16}$			1.2	mA	
<b>Dynamic Characteristics</b>						
Detector Output		30% Modulation	4	75	mV RMS	
Audio Amplifier Gain	$A_{AF}$	$f = 1\text{ kHz}$	4	30	dB	
Audio Distortion		$V_{OUT} = 100\text{ mV}$	4	0.2	%	
Sensitivity:						
At Converter Stage Input		$f_{IN} = 1\text{ MHz}$ Signal-to-Noise Ratio (S/N) = 20 dB	2	200	$\mu\text{V/m}$	
At RF Stage Input			4	100	$\mu\text{V/m}$	
Total Harmonic Distortion	THD	30% Modulation	4	1.0	%	
Input Resistance:						
At Transistor Q1	$R_{IN}$	No AGC, Input signal frequency ( $f_{IN}$ ) = 1 MHz		3500	$\Omega$	
At Transistor Q5				2000	$\Omega$	
Input Capacitance:						
At Transistor Q1	$C_{IN}$				12	pF
At Transistor Q5					17	pF
Feedback Capacitance:						
At Transistor Q1	$C_{FB}$			1.5	pF	
At Transistor Q5				1.5	pF	

The typical characteristics for the CA3088E are intended for guidance purposes in evaluating this device for equipment design.




Fig.1—Test circuit for DC characteristics.

92CS-19068




Fig.2—Functional block diagram of the CA3088E.




Fig.3—Schematic diagram of the CA3088E.





Fig.4—Typical AM broadcast receiver using the CA3088E with optional RF amplifier stage.

**DIMENSIONAL OUTLINE**  
**16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012	•	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52


- NOTES:
- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  - Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  - e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  - α applies to spread leads prior to installation.
  - N is the maximum quantity of lead positions.
  - N<sub>1</sub> is the quantity of allowable missing leads.
  - When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) should not exceed 0.013".



# Linear Integrated Circuits

Monolithic Silicon

## CA3123E



### AM Radio Receiver Subsystem

Includes RF Amplifier, IF Amplifier, Mixer, Oscillator, AGC Detector, and Voltage Regulator

*Features:*


- Low-noise, low- $R_b$  rf stage in cascode connection – eliminates Miller-Effect regeneration and allows controlled power rise by the choice of external components
- Mixer-oscillator stage with internal feedback – eliminates need for tapped or multi-winding oscillator coils
- Cascode if amplifier with controlled output impedance and negligible Miller Effect – eliminates regeneration and selectivity skewing
- Frequency-counter AGC circuit – allows control of AGC response by selection of the coupling capacitor
- Integral regulation with built-in surge protection
- Separately accessible amplifiers

The CA3123E\* is a monolithic silicon integrated circuit that provides an rf amplifier, if amplifier, mixer, oscillator, AGC detector, and voltage regulator on a single chip. It is intended for use in super-heterodyne AM radio receiver applications particularly in automobiles. The CA3123E is supplied in a 14-lead dual-in-line plastic package and operates over the temperature range of  $-55^{\circ}$  to  $125^{\circ}\text{C}$ .

\* Formerly RCA Dev. No. TA6155

**MAXIMUM RATINGS, Absolute-Maximum Values:**

<b>DC SUPPLY VOLTAGE:</b>	
At Terminal No. 3 ( $V^+$ )	9 V
At Terminal No. 6 (IF Output)	40 V
At Terminal No. 13 (RF Output)	20 V
At Terminal No. 14 (Mixer Output)	20 V
<b>DC CURRENT:</b>	
Into Terminal No. 3 ( $V^+$ )	35 mA
<b>DEVICE DISSIPATION:</b>	
Up to $T_A = 55^{\circ}\text{C}$	750 mW
Above $T_A = 55^{\circ}\text{C}$	derate linearly 6.67 mW/ $^{\circ}\text{C}$
<b>AMBIENT TEMPERATURE RANGE:</b>	
Operating	$-55$ to $+125^{\circ}\text{C}$
Storage	$-65$ to $+150^{\circ}\text{C}$
<b>LEAD TEMPERATURE (During Soldering):</b>	
At distance $1/16'' \pm 1/3''$ (1.59 mm $\pm$ 0.79 mm)	
from case for 10 s max.	$265^{\circ}\text{C}$



92CS-21666

*Terminal assignment diagram.*

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			Min.	Typ.	Max.	
<b>Static Characteristics In Circuit of Fig. 3</b>						
<b>DC Voltage:</b>						
At Terminals 1, 4	$V_1, V_4$			4.7		V
At Terminals 2, 3, 14	$V_2, V_3, V_{14}$			6.8		V
At Terminal 5	$V_5$			0.25		V
At Terminal 6	$V_6$			12		V
At Terminal 7	$V_7$			0.76		V
At Terminals 8, 9	$V_8, V_9$			0		V
At Terminals 10, 11	$V_{10}, V_{11}$			0.71		V
At Terminal 12	$V_{12}$			0.71		V
At Terminal 13	$V_{13}$			4.0		V
<b>DC Current:</b>						
Into Terminals 1, 4, 5, 7, 8, 9, 10, 11, 12	$I_1, I_4, I_5, I_7, I_8, I_9, I_{10}, I_{11}, I_{12}$			0		mA
Into Terminal 2	$I_2$			1.2		mA
Into Terminal 3	$I_3$			15		mA
Into Terminal 6	$I_6$			4.3		mA
Into Terminal 13	$I_{13}$			4.5		mA
Into Terminal 14	$I_{14}$			0.170		mA
<b>Performance Characteristics In Circuit of Fig. 3</b>						
Sensitivity		Input Signal to Dummy Antenna at $f_{IN}=1$ MHz, 30% AM Modulation at $f_{MOD}=400$ Hz, for 11 mV output at $V_O$	—	2.3	5	$\mu\text{V}$
Signal-to-Noise Ratio	S/N	Ratio of Output at $V_O$ with Modulation ON and then OFF, Input Signal=100 $\mu\text{V}$ , 30% AM Modulation at $f_{MOD}=400$ Hz	34	43	—	dB
Overload Distortion		Input Signal set at 1 MHz, 90% AM Modulation, Distortion at $V_O$ must be $\leq 10\%$	160000	400000	—	$\mu\text{V}$
<b>Dynamic Characteristics For Indicated Stages In Circuit of Fig. 3</b>						
Stage	Parallel Capacitance		Parallel Resistance		Transconductance	
	Input pF	Output pF	Input $\Omega$	Output $\Omega$	$\mu\text{mhos}$	
RF Amplifier	80	6	750	$2 \times 10^6$ min.	140000	
IF Amplifier	35	3.5	950	$10^4$	80000	
Mixer	6	2	2000	$2 \times 10^6$ min.	2500 (Mixer) 3000 (Amplifier)	





Fig. 2— Schematic diagram of CA3123E.



92CM-21665

Transformer	Symbol	Frequency	Inductance μh (≈)	Capacitance pF (≈)	Q (≈)	Total Turns To Tap Turns Ratio	Coupling
First IF:							
Primary	T <sub>2</sub>	262 kHz	2840	130	60	none	critical ≈ 0.017 ≈ 1/Q
Secondary			2840	130	60	30:1 or 31:1	
Second IF:							
Primary	T <sub>3</sub>	262 kHz	2840	130	60	8.5:1	— critical ≈ 0.017 ≈ 1/Q
Secondary			2840	130	60	8.5:1	
Antenna:							
Primary	T <sub>1</sub>	1 MHz	195	(C <sub>1</sub> )—130	65		
Secondary			Adjusted to an impedance of 75 Ω with primary resonant at 1 MHz. Coupling should be as tight as practical. Wire should be wound around end of coil away from tuning core.				
Coils	L <sub>1</sub>	7.9 MHz	6		50		
	L <sub>2</sub>	1 MHz	55		50		
	L <sub>3</sub>	1.262 MHz	41		40		

Fig. 3— Schematic diagram of AM radio receiver using CA3123E.

TYPICAL CHARACTERISTICS




Fig.4 - Control of RF stage by signal into Terminal No.5.




Fig.5 - Test circuit for Fig. 4.

PERFORMANCE CHARACTERISTICS IN CIRCUIT OF FIG. 3




Fig.6 - Signal-to-noise performance.




Fig.7 - AGC curve showing voltage rise (controlled by external capacitance of 5.7 pF: C<sub>17</sub>, Fig.3).

Change in slope in the vicinity of 40000 μV signal input voltage is the result of the use of C<sub>17</sub> (5.7 pF) in Fig.3. The dotted curve indicates expected performance if C<sub>17</sub> = 0.





Fig.8 - Overload response.

**DIMENSIONAL OUTLINE**  
**14-Lead Dual-in-Line Plastic Package (JEDEC MOO-001-AB)**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	• 0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296RI

## NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  - Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  - e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  - α applies to spread leads prior to installation.
  - N is the maximum quantity of lead positions.
  - N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".




**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon

## CA3089E



### FM IF System

Includes—IF Amplifier, Quadrature Detector, AF Preamplifier, and Specific Circuits for AGC, AFC, Muting (Squelch), and Tuning Meter

For FM IF Amplifier Applications in High-Fidelity, Automotive, and Communications Receivers

#### Features:

- Exceptional limiting sensitivity: 12  $\mu$ V typ. at  $-3$  dB point
- Low distortion: 0.1% typ. (with double-tuned coil)
- Single-coil tuning capability
- High recovered audio: 400 mV typ.
- Provides specific signal for control of interchannel muting (squelch)
- Provides specific signal for direct drive of a tuning meter

RCA-CA3089E\* is a monolithic integrated circuit that provides all the functions of a comprehensive FM-IF system. Fig. 1 is a block diagram showing the CA3089E features, which include a three-stage FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.

The advanced circuit design of the IF system includes desirable deluxe features such as delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5 to +16 volts.

- Provides delayed AGC voltage for RF amplifier
- Provides a specific circuit for flexible AFC
- Internal supply-voltage regulators

The CA3089E is ideal for high-fidelity operation. Distortion in a CA3089E FM-IF System is primarily a function of the phase linearity characteristic of the outboard detector coil.

The CA3089E utilizes the 16-lead dual-in-line plastic package and can operate over the ambient temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

\* Formerly Developmental Type No. TA5628.




Fig. 1-Block diagram of the CA3089E.




Fig.2-Schematic diagram of the CA3089E.




Fig.2-Schematic diagram of the CA3089E.


**MAXIMUM RATINGS, Absolute Maximum Values, at  $T_A = 25^{\circ}C$**

DC Supply Voltage:		
Between Terminals 11 and 4	16	V
Between Terminals 11 and 14	16	V
DC Current (out of Terminal 15)	2	mA
Device Dissipation:		
Up to $T_A = 60^{\circ}C$	600	mW
Above $T_A = 60^{\circ}C$	derate linearly 6.7 mW/ $^{\circ}C$	
Ambient Temperature Range:		
Operating	-40 to + 85	$^{\circ}C$
Storage	-65 to +150	$^{\circ}C$
Lead Temperature (During Soldering):		
At distance not less than 1/32" (0.79mm) from case for 10 seconds max.	+265	$^{\circ}C$

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^{\circ}C$ ,  $V^+ = 12$  Volts**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS			UNITS		
			Circuit Fig. No.	Min.	Typ.	Max.			
<b>Static (DC) Characteristics</b>									
Quiescent Circuit Current	$I_{11}$	No signal input, Non muted	3, 4	16	23	30	mA		
DC Voltages:									
Terminal 1 (IF Input)	$V_1$			1.2	1.9	2.4	V		
Terminal 2 (AC Return to Input)	$V_2$			1.2	1.9	2.4	V		
Terminal 3 (DC Bias to Input)	$V_3$			1.2	1.9	2.4	V		
Terminal 6 (Audio Output)	$V_6$			5.0	5.6	6.0	V		
Terminal 10 (DC Reference)	$V_{10}$	5.0	5.6	6.0	V				
<b>Dynamic Characteristics</b>									
Input Limiting Voltage (-3 dB point)	$V_1(lim)$	-	3, 4	-	12	25	$\mu V$		
AM Rejection (Term. 6)	AMR	$V_{IN} = 0.1V,$ AM Mod. = 30%		$f_0 = 10.7$ MHz,	45	55	-	dB	
Recovered AF Voltage (Term. 6)	$V_O(AF)$	$V_{IN} = 0.1$ V		$f_{mod.} = 400$ Hz, Deviation = $\pm 75$ kHz	300	400	500	mV	
Total Harmonic Distortion: *									
Single Tuned (Term. 6)	THD		-		0.5	1.0	%		
Double Tuned (Term. 6)	THD		-		0.1	-	%		
Signal plus Noise to Noise Ratio (Term. 6)	S + N/N		3, 4	60	67	-	dB		


\* THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8, 9, and 10.



ALL RESISTANCE VALUES ARE IN OHMS  
 \* L TUNES WITH 100 pF (C) AT 10.7 MHz  
 $Q_0$ (UNLOADED)  $\approx$  75 (G. I. AUTOMATIC MFG. DIV. EX22741 OR EQUIVALENT)

92CM-19040RI


Fig.3-Test circuit for CA3089E using a single-tuned detector coil.



ALL RESISTANCE VALUES ARE IN OHMS  
 \* T: PRI. -  $Q_0$ (UNLOADED)  $\approx$  75 (TUNES WITH 100 pF (C1) 201 OF 34e ON 7/32" DIA. FORI SEC. -  $Q_0$ (UNLOADED)  $\approx$  75 (TUNES WITH 100 pF (C2) 201 OF 34e ON 7/32" DIA FORI kQ(PERCENT OF CRITICAL COUPLING)  $\approx$  70 %  
 (ADJUSTED FOR COIL VOLTAGE  $V_C$ ) = 150 mV  
 ABOVE VALUES PERMIT PROPER OPERATION OF MUTE (SQUELCH) CIRCUIT  
 "E" TYPE SLUGS, SPACING 4 mm

92CM-19041RI

Fig.4-Test circuit for CA3089E using a double-tuned detector coil.




ALL RESISTANCE VALUES ARE IN OHMS  
 \* WALLER 4SN3FC OR EQUIVALENT  
 \*\* MURATA SFG 10.7 MA OR EQUIVALENT  
 • L TUNES WITH 100 pF (C) AT 10.7 MHz  
 $Q_0$  UNLOADED  $\approx$  75 (G.I EX22741 OR EQUIVALENT)

92CS-19045

Performance data at  $f_0 = 98$  MHz,  $f_{MOD} = 400$  Hz,  
 Deviation =  $\pm 75$  kHz:

- 3dB Limiting Sensitivity . . . . .  $2 \mu V$  (Antenna Level)
- 20dB Quieting Sensitivity . . . . .  $1 \mu V$  (Antenna Level)
- 30dB Quieting Sensitivity . . . . .  $1.5 \mu V$  (Antenna Level)

Fig.5-Typical FM tuner using the CA3089E with a single-tuned detector coil.



92CS-19990

Fig.6-Muting action, tuner AGC, and tuning meter output as a function of input signal voltage.





Fig.7-AFC characteristics (current at Term. 7 as a function of change in frequency).



a) Bottom view of printed-circuit board.




b) Component side — top view.

Fig.8-Actual size photographs of the CA3089E and outboard components mounted on a printed-circuit board.

DIMENSIONAL OUTLINE

16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

- NOTES:
1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
  4. α applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) should not exceed 0.013".



# Linear Integrated Circuits

Monolithic Silicon


## CA3075

### FM IF Amplifier - Limiter, Detector, and Audio Preamplifier

For FM IF Amplifier Applications Up To 20 MHz In  
Communications Receivers And High-Fidelity Receivers

**Features:**

- Good sensitivity: Input limiting voltage (knee) =  $250 \mu\text{V}$  typ. at 10.7 MHz
- Excellent AM rejection: 55 dB typ. at 10.7 MHz
- Internal Zener diode regulation for the IF amplifier section
- Low harmonic distortion
- Differential peak detection: Permits simplified single-coil tuning
- Audio preamplifier voltage gain: 21 dB typ.
- Minimum number of external parts required



14-lead dual-in-line plastic package, leads in quad-formed arrangement.

RCA CA3075 is an integrated circuit which provides, in a single monolithic chip, an FM IF subsystem for Communications and High-Fidelity Receivers. This device, shown in the schematic diagram (Fig. 2), consists of a multistage IF amplifier-limiter section with a Zener regulated power supply, an FM detector stage, and an AF preamplifier section. A typical application of the CA3075, in FM receiver circuits, is shown in the block diagram (Fig. 1).

The three-stage, emitter-follower-coupled IF amplifier section provides a 60-dB typ. voltage gain at an operating frequency of 10.7 MHz and features, because of its

transistor constant-current sink, an output stage with exceptionally good limiting characteristics.

The FM detector section, which utilizes a differential-peak-detection circuit, requires only a single coil in the associated outboard detector circuit; hence, tuning the detector circuit is a simple procedure.

The audio preamplifier circuit provides a 21-dB voltage gain with low impedance output for driving subsequent audio amplifier stages.

The CA3075 utilizes a 14-lead dual-in-line plastic package with leads in a special quad-formed arrangement.




Fig. 1 - Block diagram of typical FM receiver utilizing the CA3075



**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

DC Supply Voltage [between Terminals 5 ( $V^+$ ) and 3 ( $V^-$ )]	12.5	V
DC Current (into Terminal 5) . . . . .	30	mA
<b>Device Dissipation:</b>		
Up to $T_A = 50^\circ\text{C}$ . . . . .	760	mW
Above $T_A = 50^\circ\text{C}$ . . . . .	derate linearly 7.6	mW/ $^\circ\text{C}$
<b>Ambient Temperature Range:</b>		
Operating . . . . .	- 40 to + 85	$^\circ\text{C}$
Storage . . . . .	- 65 to + 150	$^\circ\text{C}$
Lead Temperature (During soldering for 10 s max.) . . . . .	+265	$^\circ\text{C}$

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	TEST CIRCUIT FIG. NO.
			MIN.	TYP.	MAX.		
<b>Static Characteristics</b>							
DC Voltage:							
At Terminal 7	$V_7$	$V^+ = 11.2\text{V}$	-	6.1	-	V	6
At Terminal 8	$V_8$		-	5.4	-	V	
At Terminal 12	$V_{12}$		-	5.2	-	V	
DC Current (into Terminal 5):							
At $V^+ = 8.5\text{V}$	$I_5$	-	8.5	15	-	mA	6
At $V^+ = 11.2\text{V}$			-	17.5	-	mA	
At $V^+ = 12.5\text{V}$			-	19	29	mA	
<b>Dynamic Characteristics at <math>V^+ = 11.2</math></b>							
<b>IF AMPLIFIER</b>							
Input Limiting Voltage (knee, - 3dB point)	$V_1(\text{lim})$	$f_0 = 10.7\text{MHz}$ $f(\text{Modulation}) = 400\text{Hz}$ Deviation = $\pm 75\text{kHz}$	-	250	600	$\mu\text{V}$	3
AM Rejection	AMR	$f_0 = 10.7\text{MHz}$ $f(\text{Modulation}) = 400\text{Hz}$ FM: Deviation = $\pm 75\text{kHz}$ AM: Modulation = 30%	-	55	-	dB	5
Input Impedance Components:							
Parallel Resistance	$R_1$	$f_0 = 10.7\text{MHz}$ $V_{IN} = 10\text{mV RMS}$	-	4.5	-	k $\Omega$	-
Parallel Capacitance	$C_1$		-	4.5	-	pF	
<b>DETECTOR</b>							
Recovered AF Voltage (at Terminal 12)	$V_0(\text{AF})$	$f_0 = 10.7\text{MHz}$ $f(\text{Modulation}) = 400\text{Hz}$ Deviation = $\pm 75\text{kHz}$	-	1.5	-	V	3
Total Harmonic Distortion	THD		-	1	2	%	
<b>AUDIO PREAMPLIFIER</b>							
Voltage Gain	A(AF)	$V_{IN} = 100\text{mV}, f_0 = 400\text{Hz}$	-	21	-	dB	4
Total Harmonic Distortion	THD	$V_{OUT} = 2\text{V}, f_0 = 400\text{Hz}$	-	1.5	5	%	4




Fig. 2 - Schematic diagram of CA3075




Fig. 3 - Test circuit for input limiting voltage, recovered AF voltage, and total harmonic distortion




Fig. 4 - Test circuit for audio preamplifier voltage gain and total harmonic distortion




Fig. 5 - Test circuit for AM rejection







Fig. 6 - Test circuit for static characteristics

**DIMENSIONAL OUTLINE**

**14-Lead Dual-in-Line Plastic Package with Leads in Quad-Formed Arrangement**



**Recommended Mounting-Hole Dimensions and Spacings.**



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.




# Linear Integrated Circuits

## CA3043

### Special-Function Sub-System

Monolithic Silicon



RCA Integrated Circuit Type CA3043 provides in a single monolithic silicon chip, a major sub-system for the IF sections of Communications and high-fidelity FM receivers. As shown in the Schematic Diagram (Fig.2) and the FM Receiver Block Diagram (Fig.1), the CA3043 contains a multistage if-amplifier/limiter section, an FM-detector stage, a Zener-diode regulated power-supply section, and an af-amplifier section. In FM receivers, the CA3043 can be used to provide if amplification and limiting, FM detection, and af preamplification. The CA3043 provides exceptional versatility of circuit design because the if-amplifier/limiter section, FM detector section, and af-preamplifier/driver section can be used independently of each other.

The four stage emitter-follower-coupled if amplifier section provides 80-dB voltage gain at 10.7 MHz, and features an output stage with exceptionally good limiting characteristics because of its transistor constant-current sink.

The FM detector section is distinguished by circuitry which provides forward bias to the detector diodes, D2 and D3, and also provides a reference voltage for AFC.

The audio amplifier provides a low-impedance drive for subsequent audio amplifiers.

The power supply section provides zener-regulated, decoupled voltages for the IF amplifier, detector, and audio amplifier sections.

### HIGH-GAIN IF AMPLIFIER, LIMITER, FM DETECTOR, AND AF PREAMPLIFIER/DRIVER

For FM IF Amplifier Applications  
in Communications Receivers and  
High-Fidelity FM Receivers up to 20 MHz

#### FEATURES

- high sensitivity -- input limiting voltage (knee)  $50 \mu\text{V}$  typ. at 10.7 MHz
- excellent AM rejection -- 58 dB typ. at 10.7 MHz
- inherent high stability -- internally shielded
- internal Zener-diode regulated voltage supply
- low harmonic radiation
- wide frequency capability -- <100 kHz to >20 MHz
- low harmonic distortion





Fig.1 - Typical application of the CA3043 as a high-gain limiter, amplifier-detector in an FM receiver.

#### DIMENSIONAL OUTLINE



Dimensions in Inches and Millimeters

NOTE: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**ABSOLUTE-MAXIMUM RATINGS at T<sub>A</sub> = 25°C**

**DISSIPATION:**

At T<sub>A</sub> = 25°C to T<sub>A</sub> = 85°C . . . . . 450 mW  
 Above T<sub>A</sub> = 85°C . . . . . Derate linearly 5 mW/°C

**TEMPERATURE RANGE:**

Operating . . . . . -55°C to + 125°C  
 Storage . . . . . -65°C to + 150°C

**LEAD TEMPERATURE (During Soldering):**

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)  
 from case for 10 seconds max . . . . . + 265°C

**MAXIMUM VOLTAGE RATINGS**

The following chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range between horizontal terminal 5 and vertical terminal 3 is +6 to 0 volts.

TERMINAL No.	1	2	3	4	5	6	7	8	9	10	11	12
1		+4 -4	0 -5	*	*	*	*	*	*	0 -5	*	Note(1)
2			0 -3	*	*	*	*	*	*	0 -3	*	*
3				+6 0	+6 0	+15 +2	+6 0	+6 0	+6 0	0	Note(2)	+3 0
4					+2 -4	*	*	*	*	0 -6	*	*
5						*	*	*	*	0 -6	+6 0	*
6							*	*	*	-2 -15	*	*
7								Note(1)	*	0 -6	*	*
8									*	0 -6	*	*
9										0 -6	*	*
10											Note(2) 0	+3 0
11												*
12												

**MAXIMUM CURRENT RATINGS**

TERMINAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
1	-	-
2	-	-
3	0.1	40
4	-	20
5	-	-
6	-	-
7	-	-
8	-	-
9	-	20
10	0.1	40
11	40	0.1
12	-	-


Note 1: These terminals should be connected through a dc resistance to any terminal which does not exceed 100 ohms.

Note 2: Pin 11 may be connected to any positive voltage source through a suitable resistor provided its current rating is not exceeded.

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ C$**

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	TEST CIRCUIT AND PROCEDURE	LIMITS			UNITS	TYPICAL CHARACTERISTICS CURVES
				TYPE CA3043				
				Fig.	Min.	Typ.		Max.
<b>STATIC CHARACTERISTICS</b>								
Current Drain at 6V into Pin No.11	$I_{11}$	$V_{CC} = +6V$	3	10	16	20	mA	-
Regulator Voltage Pin No.11	$V_{11}$	$V_{CC} = +30V,$ $R_S = 750 \Omega$	3	6.9	7.4	8	V	-
Total Device Dissipation	$P_T$		3	200	225	260	mW	-
Quiescent Operating Current into Pin No.6	$I_6$		3	-	0.65	-	mA	-
<b>DYNAMIC CHARACTERISTICS at <math>V_{CC} = +30V, R_S = 750 \Omega, f = 10.7 \text{ MHz}</math></b>								
Voltage Gain	$A_V$		4	72	80	-	dB	5
Input Limiting Voltage (knee)	$v_i(\text{lim})$	$v_o(\text{af})$ at -3 dB point	6	-	50	-	$\mu V$ (RMS)	7
Limiting Current from Pin No.6	$I_6(\text{lim})$		4	-	0.42	-	mA (RMS)	-
Recovered AF Voltage	$v_o(\text{af})$	$v_i = 1 \text{ mV (RMS)}$ $f(\text{modulating}) = 1 \text{ kHz}$ Deviation = $\pm 75 \text{ kHz}$	6	75	110	150	mV (RMS)	-
Amplitude-Modulation Rejection	AMR	$v_i = 10 \text{ mV}$ $f(\text{modulating}) = 1 \text{ kHz}$ % modulation = 50%	8	-	58	-	dB	-
Total Harmonic Distortion	THD	$v_i = 1 \text{ mV (RMS)}$	6	-	0.3	-	%	-
Input Impedance Components:								
Parallel Input Resistance	$R_{IN}$		-	-	7	-	k $\Omega$	-
Parallel Input Capacitance	$C_{IN}$		-	-	5	-	pF	-



**Notes:**

S = Substrate


Terminal No.3 wire-connected to the case.

Terminal No.10 connected to the case through the substrate.

Terminals No.3 and 10 which are connected to the substrate should be connected to the most negative point in the circuit.

Diodes D4 and D5, act as capacitors and are used to balance the detector substrate capacitances.


**Fig.2 - Schematic diagram.**



92CS-15105

**Fig. 3 - Regulator voltage, device dissipation, quiescent operating current, and current at 6 volts into Pin No. 11.**

Switch in Position A for:  
 Regulator-Voltage, Quiescent-  
 Operating-Current, and Device  
 Dissipation Test  
 Switch in Position B for Current  
 into Pin No. 11



92CS-15106


$$\text{Voltage Gain} = 20 \log_{10} 100 \frac{v_o}{v_i}$$

C<sub>b</sub> - Bypass Capacitor, 0.1 μF electrolytic in parallel with 0.01 μF

$$I_{O(lim)} = \frac{v_o}{2K\Omega}, \quad v_i = 100 \text{ mV(RMS)}$$


\* Output circuit should be completely shielded from the input circuit at the socket.

**Fig. 4 - Voltage gain test circuit.**



92CS-15035

**Fig. 5 - Voltage gain vs frequency.**




92CS-15104

**PROCEDURE:**

1. Recovered Audio Voltage v<sub>o(af)</sub> -  
 Set input frequency to 10.7 MHz,  
 v<sub>i</sub> = 1 mV(RMS), modulating frequency = 1 kHz  
 Deviation = ±75 kHz  
 Record v<sub>o</sub> as measured on the Distortion Analyzer meter scale.  
 This is the recovered Audio Voltage v<sub>o(af)</sub>
  2. 3 dB Limiting Sensitivity v<sub>i(lim)</sub> -  
 Reduce v<sub>i</sub> until v<sub>o(af)</sub> drops 3 dB.  
 Record this value of v<sub>i</sub> as v<sub>i(lim)</sub>
  3. Total Harmonic Distortion THD -  
 Reset v<sub>i</sub> to 1 mV(RMS) and operate Distortion Analyzer per manufacturer's instructions to measure THD.
- \* See Fig.9 for details on Discriminator Transformer.

**Fig. 6 - Input limiting voltage (knee), recovered AF voltage, and total harmonic distortion test circuit.**



92CS-15038

**Fig. 7 - Input limiting voltage (knee) at -3 dB point vs frequency.**




Fig.8 - Amplitude modulation rejection test circuit.

**PROCEDURE:**

- A. Connect FM Generator to CA3043 input.

Set frequency to 10.7 MHz,  $v_i = 10$  mV, modulating frequency = 1 kHz

Deviation =  $\pm 75$  kHz.


Tune Wave Analyzer to peak reading at 1 kHz and record recovered Audio Voltage  $v_o(\text{af})\text{FM}$ .

- B. Disconnect FM Generator and Connect AM Generator to CA3043 input.

Set frequency to 10.7 MHz,  $v_i = 10$  mV, modulating frequency = 1 kHz, percent modulation = 50%.

Tune Wave Analyzer to peak reading and record recovered audio voltage  $v_o(\text{af})\text{AM}$

Amplitude Modulation Rejection Ratio =  $20 \log_{10} \frac{v_o(\text{af})\text{FM}}{v_o(\text{af})\text{AM}}$



Coil Form, Outside Diameter =  $7/32''$

Can =  $1/2''$  square X  $1-1/8''$  long

Slugs - Radio Industries Type MP34/MP100 Material

$L_1$  &  $L_3$  = 20 Turns 5-44 litz wire universal wound

$L_2$  = 10 Turns 5-44 litz wire wound bifilar with  $L_1$

$L_1$  &  $L_3$  coupling adjusted to 520 kHz peak to peak separation on S curve when operated in circuit shown in Fig.6.

Fig.9 - 10.7 MHz discriminator transformer for CA3043.






# Linear Integrated Circuits

CA3013  
CA3014

## Wide-Band Amplifier-Discriminators

Monolithic Silicon


SCHEMATIC DIAGRAM FOR CA3013 AND CA3014



**FEATURES & APPLICATIONS:**

- exceptionally high gain:  
power gain at 4.5 MHz — 75 dB typ.
- excellent limiting characteristics —  
input limiting voltage (knee)  
= 300  $\mu$ V typ. at 4.5 MHz
- excellent AM rejection: > 50 dB  
at 4.5 MHz
- high audio-voltage recovery —  
220 mV typ. at 4.5 MHz  
25 kHz deviation
- wide frequency capability — 100 kHz  
to > 20 MHz
- comprehensive circuit functions:  
if amplifier, AM and noise limiter,  
FM detector, audio preamplifier

BLOCK DIAGRAM OF TYPICAL TELEVISION RECEIVER USING RCA INTEGRATED-CIRCUIT SOUND-IF AMPLIFIER AND DETECTOR SECTION



92CM-13926

**ABSOLUTE-MAXIMUM VOLTAGE LIMITS AT T<sub>A</sub> = 25° C**

Indicated voltage limits for each terminal can be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 8).

**CA3013**

TERMINAL	VOLTAGE LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS									
			1	2	3	4	5	6	7	8	9	10
1	-3	+3	-	Same as 1	Do Not Apply External Voltage	+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
2	-3	+3	Same as 2	-		+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
3	-3	+3	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
4	+2.5	+7.5	-3 to +3	Same as 1		-	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
5	0	+10	-3 to +3	Same as 1		+2.5 to +7.5	-	Same as 4	Same as 4	Ground	AF Output	+7.5
6	+2.5	+7.5	-3 to +3	Same as 1		Same as 6	+7.5	-	Same as 4	Ground	AF Output	+7.5
7	+2.5	+7.5	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Same as 4	-	Ground	AF Output	+7.5
8	-3	+7.5	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	+7.5
9	0	+7.5	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	-	+7.5
10	0	+10	-3 to +3	Same as 1		+2.5 to +7.5	+7.5	Same as 4	Same as 4	Ground	AF Output	-
CASE	INTERNALLY CONNECTED TO TERMINAL No.8 (GROUND TERMINAL)											

**CA3014**

TERMINAL	VOLTAGE LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS									
			1	2	3	4	5	6	7	8	9	10
1	-3	+3	-	Same as 1	Do Not Apply External Voltage	+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	+10
2	-3	+3	Same as 2	-		+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	+10
3	-3	+3	-3 to +3	Same as 1		+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	+10
4	+2.5	+10	-3 to +3	Same as 1		-	+10	Same as 4	Same as 4	Ground	AF Output	+10
5	0	+13	-3 to +3	Same as 1		+2.5 to +10	-	Same as 4	Same as 4	Ground	AF Output	+10
6	+2.5	+10	-3 to +3	Same as 1		Same as 6	+10	-	Same as 4	Ground	AF Output	+10
7	+2.5	+10	-3 to +3	Same as 1		+2.5 to +10	+10	Same as 4	-	Ground	AF Output	+10
8	-3	+10	-3 to +3	Same as 1		+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	+10
9	0	+10	-3 to +3	Same as 1		+2.5 to +10	+10	Same as 4	Same as 4	Ground	-	+10
10	0	+13	-3 to +3	Same as 1		+2.5 to +10	+10	Same as 4	Same as 4	Ground	AF Output	-
CASE	INTERNALLY CONNECTED TO TERMINAL No.8 (GROUND TERMINAL)											

- OPERATING-TEMPERATURE RANGE ..... 55 to +125°C
- STORAGE-TEMPERATURE RANGE ..... 65 to +150°C
- LEAD TEMPERATURE (During Soldering):  
 At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)  
 from case for 10 seconds max ..... +265°C
- MAXIMUM INPUT-SIGNAL VOLTAGE:  
 Between Terminals 1 and 2 ..... ± 3 V
- MAXIMUM DEVICE DISSIPATION ..... 300 mW
- RECOMMENDED MINIMUM DC  
 SUPPLY VOLTAGE (V<sub>CC</sub>) ..... 5.5 V

**Example of use of LIMITS TABLE:**

For RCA-CA3013, a maximum voltage of ±3 volts may be applied to Terminal 1 under the following conditions:

- Terminal 2 is at the same dc potential as Terminal 1
- Terminal 3: do not apply external voltage
- Terminal 4 is at any dc potential between +2.5 and +7.5 volts
- Terminal 5 is at a dc potential of +7.5 volts
- Terminals 6 and 7 are at the same dc potential as Terminal 4
- Terminal 8 is at dc ground potential
- Terminal 9 is used as the af output terminal
- Terminal 10 is at a dc potential of +7.5 volts

ELECTRICAL CHARACTERISTICS (See Page 8 for Definitions of Terms)	SYMBOLS	TEST CONDITIONS				LIMITS							TYPICAL CHARACTERISTICS CURVES  Fig.
		SETUP & PROCEDURE	FREQUENCY f	DC SUPPLY VOLTAGE V <sub>CC</sub>	AMBIENT TEMPERATURE T <sub>A</sub>	RCA CA3013			RCA CA3014			UNITS	
						Min.	Typ.	Max.	Min.	Typ.	Max.		
Total Device Dissipation*	P <sub>T</sub>	3	-	6	-55	-	80	-	73	80	120	mW	4
					+25	60	90	133	73	90	110	mW	
					+125	-	70	-	60	70	110	mW	
		3	-	7.5	-55	-	130	-	106	130	170	mW	4
					+25	87	120	187	106	120	150	mW	
					+125	-	100	-	90	100	150	mW	
		3	-	10	-55	-	-	-	165	210	250	mW	4
					+25	-	-	-	165	190	230	mW	
					+125	-	-	-	150	160	230	mW	
Voltage Gain**	A	5	1	6	-55	-	55	-	50	55	-	dB	6
					+25	60	66	-	60	66	-	dB	
					+125	-	61	-	50	61	-	dB	
		5	1	7.5	-55	-	59	-	55	59	-	dB	6
					+25	65	70	-	65	70	-	dB	
					+125	-	65	-	55	65	-	dB	
		5	1	10	-55	-	-	-	55	61	-	dB	6
					+25	-	-	-	65	71	-	dB	
					+125	-	-	-	55	66	-	dB	
		5	4.5	7.5	+25	60	67	-	60	67	-	dB	7
					+25	55	60	-	55	60	-	dB	
		Input-Impedance Components:											
Parallel Input Resistance	R <sub>IN</sub>	8	4.5	7.5	+25	-	3	-	-	3	-	kΩ	9
Parallel Input Capacitance	C <sub>IN</sub>	8	4.5	7.5	+25	-	7	-	-	7	-	pF	9
Output-Impedance Components:													
Parallel Output Resistance	R <sub>OUT</sub>	10	4.5	7.5	+25	-	31.5	-	-	31.5	-	kΩ	11
Parallel Output Capacitance	C <sub>OUT</sub>	10	4.5	7.5	+25	-	4.2	-	-	4.2	-	pF	11
Noise Figure	NF	12	4.5	7.5	+25	-	8.7	-	-	8.7	-	dB	13
Input Limiting Voltage (Knee)	v <sub>i(lim)</sub>	14	4.5	7.5	+25	-	300	450	-	300	400	μV	15
Recovered AF Voltage	v <sub>o(af)</sub>	14	4.5	6	+25	-	155	-	-	155	-	mV	15
				7.5	+25	128	188	-	135	188	-	mV	
				10	+25	-	-	-	-	220	-	mV	
Amplitude-Modulation Rejection	AMR	16	4.5	7.5	+25	-	50	-	-	50	-	dB	-
Discriminator Output Resistance	R <sub>0(disc)</sub>	-	4.5	7.5	+25	-	60	-	-	60	-	Ω	-
Total Harmonic Distortion	THD	14	4.5	7.5	+25	-	1.8	-	-	1.8	-	%	17

\* Total current drain may be determined by dividing P<sub>T</sub> by V<sub>CC</sub>.\*\* Recommended minimum dc supply voltage (V<sub>CC</sub>) is 5.5 V.  
Nominal load current flowing into terminal 5 is 1.5 mA at 7.5 V.

TYPICAL CHARACTERISTICS AND TEST SETUPS

DISSIPATION TEST SETUP




Fig.3

DISSIPATION vs. TEMPERATURE





Fig.4

VOLTAGE-GAIN TEST SETUP



PROCEDURE:

- 1) Set input frequency at desired value,  $v_i = 100 \mu V$  rms.
- 2) Record  $v_o$ .
- 3) Calculate Voltage Gain A from  $A = 20 \log_{10} v_o/v_i$ .
- 4) Repeat Steps 1, 2, and 3 for each frequency and/or temperature desired.

Fig.5

1-Mc/s VOLTAGE GAIN vs. TEMPERATURE




Fig.6

VOLTAGE GAIN vs. FREQUENCY




Fig.7

### TYPICAL CHARACTERISTICS AND TEST SETUPS

INPUT-IMPEDANCE COMPONENTS TEST SETUP




Fig. 8

INPUT-IMPEDANCE COMPONENTS vs. FREQUENCY




Fig. 9

OUTPUT-IMPEDANCE COMPONENTS TEST SETUP




Fig. 10

OUTPUT-IMPEDANCE COMPONENTS vs. FREQUENCY





Fig. 11

NOISE FIGURE TEST SETUP



$L_1 = 82 \mu\text{H}$ , center-tapped  
 $L_2 = 2.36 \mu\text{H}$   
 $C_1, C_2 = \text{Arco Type 423 padder, or equivalent}$

Fig. 12

NOISE FIGURE vs. DC SUPPLY VOLTAGE





Fig. 13

TYPICAL CHARACTERISTICS AND TEST SETUPS

INPUT LIMITING VOLTAGE, RECOVERED AF VOLTAGE, AND TOTAL HARMONIC DISTORTION TEST SETUP



PROCEDURE:

A - Recovered-AF Voltage Output:

- 1) Set input frequency = 4.5 Mc/s,  $v_i = 100$  mV rms, modulating frequency = 1 kc/s, frequency deviation =  $\pm 25$  kc/s.
- 2) Record  $v_o$  as Recovered-AF Voltage Output.


B - Input Limiting Voltage (Knee):

- 1) Repeat Steps A1 and A2, using  $v_i = 100$  mV rms.
- 2) Decrease  $v_i$  to the level at which  $v_o$  is 3 dB below its value for  $v_i = 100$  mV.
- 3) Record  $v_i$  as Input Limiting Voltage (Knee).

Fig. 14

INPUT LIMITING VOLTAGE (KNEE) AND RECOVERED AF VOLTAGE


at 1.75 Mc/s



92CS-13793

(a)


at 4.5 Mc/s



92CS-13792

(b)

at 10.7 Mc/s




92CS-13791

(c)

Fig. 15

### TYPICAL CHARACTERISTICS AND TEST SETUPS

#### AM-REJECTION TEST SETUP



**PROCEDURE:**

- 1) With Switch S in position "a", set input frequency = 4.5 Mc/s,  $v_i = 10$  mV rms, modulating frequency = 1 kc/s, frequency deviation =  $\pm 25$  kc/s.
- 2) Record  $v_o$ .
- 3) Place Switch S in position "b", and set input frequency = 4.5 Mc/s,  $v_i = 10$  mV rms, modulating frequency = 1 kc/s, % modulation = 50.
- 4) Measure  $v_o$ , and record value in dB below value in Step 2 as AM Rejection.

Fig. 16

#### TOTAL HARMONIC DISTORTION vs. DC SUPPLY VOLTAGE





Fig. 17

DISCRIMINATOR TRANSFORMER SCHEMATIC



CONSTRUCTION DETAILS OF DISCRIMINATOR TRANSFORMERS SHOWN IN FIGS. 2, 14 AND 16

Coil-Form Outside Diameter = 7/32 inch

Slugs: Radio Industries, Inc. Type "E" Material, or equivalent

Wire Type: "GRIZEPEZE"\*\*, or equivalent

Operating Frequency Mc/s	Wire Size (AWG #)	Turns			C <sub>1</sub> pF	C <sub>2</sub> pF
		L <sub>1</sub> <sup>▲</sup>	L <sub>2</sub> <sup>▲</sup>	L <sub>3</sub>		
1.75	40	44	20	44 total (22 bifilar wound)	820	820
4.5	36	18	7	22 total (11 bifilar wound)	560	330
10.7	36	18	18	18 total (9 bifilar wound)	100	100

\* Registered Trade Mark, Phelps-Dodge Copper Products.

▲ wound bifilar.


NOTE: The mutual coupling between L<sub>1</sub> and L<sub>3</sub> is adjusted for the desired degree of linearity.

Fig. 18

(b)

DIMENSIONAL OUTLINE FOR CA3013 & CA3014

10-LEAD PACKAGE JEDEC M0-006-AF




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230 TP		2	5.84 TP	
A <sub>1</sub>	0	± 0		0	0
A <sub>2</sub>	0.185	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φB <sub>1</sub>	0	0		0	0
φB <sub>2</sub>	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
α	360° TP			360° TP	
N	10		6	10	
N <sub>1</sub>	1		5	1	

NOTES:

1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. φB applies between L<sub>1</sub> and L<sub>2</sub>. φB<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. φD.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.





## High-Gain Wide-Band IF Amplifier-Limiter

For FM IF Amplifier Applications  
 in Communications Receivers

### Features:

- exceptionally good sensitivity: input limiting voltage (knee) =  $50 \mu\text{V}$  typ. at 10.7 MHz
- high gain: 80 dB with 2-kilohm load
- internal voltage supply regulator
- wide frequency capability:  $> 20 \text{ MHz}$

RCA CA3076, monolithic integrated circuit, is a high-gain wide-band amplifier-limiter for use in the IF sections of Communications and High-Fidelity FM Receivers. The CA3076, shown in the schematic diagram (Fig. 2), consists of a four stage IF amplifier-limiter section with a voltage regulator section. A typical application of the CA3076 in FM receiver circuits is shown in the block diagram (Fig. 1).

The four-stage emitter-follower-coupled IF amplifier section provides an 80-dB voltage gain with a 2-kilohm load at a frequency of 10.7 MHz. The output stage has exceptionally good limiting characteristics because of its transistor constant-current sink. The voltage regulator section provides zener-regulated, decoupled voltages for the IF amplifier.

The CA3076 utilizes an hermetically-sealed 8-lead TO-5 package.




Fig. 1 - Block diagram of typical FM receiver utilizing the CA3076.

**MAXIMUM RATINGS, Absolute Maximum-Values at  $T_A = 25^\circ\text{C}$**

DC Supply Voltage [between Terminals 7 ( $V^+$ ) and 3 ( $V^-$ )]	15	V
DC Current (into Terminal 7) . . . . .	35	mA
Device Dissipation:		
Up to $T_A = 50^\circ\text{C}$ . . . . .	500	mW
Above $T_A = 50^\circ\text{C}$ . . . . .	derate linearly 5 mW/ $^\circ\text{C}$	
Ambient Temperature Range:		
Operating . . . . .	- 55 to + 125	$^\circ\text{C}$
Storage . . . . .	- 65 to + 150	$^\circ\text{C}$
Lead Temperature (During Soldering):		
At distance 1/32 in (3.17 mm) from seating plane for 10 s max. . . . .	+ 260	$^\circ\text{C}$

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	TEST CIRCUIT FIG. NO.
			MIN.	TYP.	MAX.		
<b>Static Characteristics - <math>V^+ = 8.5\text{ V}</math></b>							
DC Current (into Term. 7)	$I_7$	-	10	15	24	mA	3
Quiescent Operating Current (into Term. 4)	$I_4$	-	-	0.65	-	mA	3
<b>Dynamic Characteristics - <math>V^+ = 8.5\text{ V}</math>, <math>f_0 = 10.7\text{ MHz}</math></b>							
Input Limiting Voltage (knee, - 3 dB point)	$V_1$ (lim.)	-	-	50	200	$\mu\text{V}$	-
Output Voltage	$V_0$	$V_1 = 20\mu\text{V}$	4	12	-	mV	5
Output Noise Voltage	$V_N$	$V_1 = 0$	-	1	-	mV	5
Forward Transfer Admittance: Magnitude Phase	$ Y_{21} $ $\theta_{21}$	$V_1 = 10\mu\text{V}$	- -	6 80	- -	mho degrees	4
Reverse Transfer Admittance: Magnitude Phase	$ Y_{12} $ $\theta_{12}$	-	- -	0.1 - 90	- -	$\mu\text{mho}$ degrees	-
Input-Impedance Components: Parallel Resistance Parallel Capacitance	$R_1$ $C_1$	-	- -	7.5 4	- -	k $\Omega$ pF	-
Output-Impedance Components: Parallel Resistance Parallel Capacitance	$R_0$ $C_0$	-	50 -	- 1.7	- -	k $\Omega$ pF	-




Fig. 2 - Schematic diagram of CA3076.




Fig. 3 - Test circuit for DC current (Terminal 7) and operating current (Terminal 4).






Fig. 4 - Forward transfer admittance ( $Y_{21}$ ) test circuit



92SS-4571

Fig. 5 - 10.7 MHz voltage gain and noise test circuit

**DIMENSIONAL OUTLINE**  
**8 LEAD PACKAGE JEDEC MO-002-AL**



92CS-19431

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.200 TP		2	5.88 TP	
A <sub>1</sub>	0.010	0.050		0.26	1.27
A <sub>2</sub>	0.165	0.185		4.20	4.69
phi B	0.016	0.019	3	0.407	0.482
phi B <sub>1</sub>	0.125	0.160		3.18	4.06
phi B <sub>2</sub>	0.016	0.021	3	0.407	0.533
phi D	0.335	0.370		8.51	9.39
phi D <sub>1</sub>	0.305	0.335		7.75	8.50
F <sub>1</sub>	0.020	0.040		0.51	1.01
i	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L <sub>1</sub>	0.000	0.050	3	0.00	1.27
L <sub>2</sub>	0.250	0.500	3	6.4	12.7
L <sub>3</sub>	0.500	0.562	3	12.7	14.27
alpha	45° TP			45° TP	
N	8		6	8	
N <sub>1</sub>	3		5	3	

**NOTES**

1. Refer to JEDEC Publication No. 13 for Rules for Dimensioning Axial Lead Product Outlines.
2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
3. phi B applies between L<sub>1</sub> and L<sub>2</sub>; phi B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
4. Measure from Max. phi D.
5. N<sub>1</sub> is the quantity of allowable missing leads.
6. N is the maximum quantity of lead positions.

# Linear IC TV Receiver Circuits



# Linear Integrated Circuits

## CA3044 CA3044V1


### Special-Function Sub-System

Monolithic Silicon

The RCA CA3044 and CA3044V1 represent a second generation of integrated circuits designed primarily for AFC (Automatic-Frequency-Control) applications.


The CA3044V1 is electrically identical to the CA3044 but is supplied with formed leads for easier PC board design and construction.

CA3044



10-LEAD  
TO-5

CA3044V1




FORMED  
10-LEAD  
TO-5

#### FEATURES

- Primarily intended for AFC (automatic frequency control) Applications
- Internal Zener Diode Voltage Regulator
- Differential Input Amplifier/Limiter
- Full-Wave Diode Bridge Detector
- Differential Output Voltage Amplifier
- Available in Two Electrically Identical Versions,  
CA3044 With Straight Leads;  
CA3044V1 With Formed Leads
- Wide Operating Temperature Range; -55 to +125°C


### WIDE-BAND AMPLIFIER/PHASE DETECTOR WITH ZENER DIODE VOLTAGE REGULATOR

For AFC (Automatic  
Frequency Control) Applications



92CS-15209

Fig.1 - Block diagram of Typical Automatic Fine Tuning (AFT) Application using CA3044 or CA3044V1 in Color-TV Receiver.



DIODES D5 AND D6 ACT AS CAPACITORS AND ARE USED TO BALANCE THE DETECTOR SUBSTRATE CAPACITANCES.

92CS-15204

Fig.2 - Schematic diagram CA3044, CA3044V1

**ABSOLUTE-MAXIMUM RATINGS**

**DISSIPATION:**

At  $T_A = 25^\circ\text{C}$  . . . . . 830 mW  
 Above  $T_A = 25^\circ\text{C}$  . . . . . Derate linearly 5.6 mW/ $^\circ\text{C}$

**TEMPERATURE RANGE:**

Operating . . . . .  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$   
 Storage . . . . .  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

**LEAD TEMPERATURE (During Soldering):**

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ )  
 from case for 10 seconds max. . . . .  $+265^\circ\text{C}$

**MAXIMUM VOLTAGE RATINGS at  $T_A = 25^\circ\text{C}$**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 6 is  $+20$  to  $0$  volts.

TERMINAL No.	9	10	1	2	3	4	5	6	7	8
9	NO INTERNAL CONNECTION									
10			+20 0	+20 -10	+20 0	+20 0	+20 0	+20 0	+20 0	▲
1				*	+12 -12	*	*	+6 -6	*	+6 0
2					*	*	*	+20 0	*	+20 0
3						*	*	+6 -6	*	+6 0
4							*	*	*	+12 0
5								*	*	+12 0
6									+5 -5	+5 0
7										+8 -5
8										REF. SUB- STRATE

**MAXIMUM CURRENT RATINGS**

TERMINAL No.	$I_{IN}$ mA	$I_{OUT}$ mA
9	-	-
10	50	50
1	5	5
2	20	20
3	5	5
4	5	5
5	5	5
6	5	5
7	5	5
8	50	50


▲ Terminal No. 10 may be connected to any positive voltage source through a suitable dropping resistor—provided the dissipation rating is not exceeded.

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.


**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified**

CHARACTERISTICS	SYMBOLS	TEST CIRCUITS	TEST CONDITIONS	LIMITS CA3044 and CA3044V1			UNITS	CHARACTERISTIC CURVES	
		FIG.		MIN.	TYP.	MAX.		FIG.	
<b>STATIC CHARACTERISTICS</b>									
Device Dissipation	$P_T$	3	$V_{CC} = 30\text{ V}$ $R_S = 1.5\text{ k}\Omega$ $T_A = -55^\circ\text{C}$	90	120	150	mW	-	
Device Dissipation	$P_T$	3	$V_{CC} = 30\text{ V}$ $R_S = 1.5\text{ k}\Omega$ $T_A = 25^\circ\text{C}$	110	140	170	mW	-	
Device Dissipation	$P_T$	3	$V_{CC} = 30\text{ V}$ $R_S = 1.5\text{ k}\Omega$ $T_A = +125^\circ\text{C}$	130	160	190	mW	-	
9-Volt Current Drain	$I_T$	3	$V_{I0} = 9\text{ V}$	2.5	4	5.5	mA	-	
Zener Regulating Voltage - DC Supply Voltage at Terminal 10	$V_{I0}$	3	$\updownarrow$ $V_{CC} = 30\text{ V}$ $R_S = 1.5\text{ k}\Omega$	10.5	11.2	11.9	V	-	
Quiescent Operating Current into Terminal 2	$I_2$	3		1	2	4	mA	-	
Quiescent Operating Voltage at Terminal 4	$V_4$	-		5.0	6.5	8.0	V	-	
Quiescent Operating Voltage at Terminal 5	$V_5$	-		5.0	6.5	8.0	V	-	
Output Offset Voltage between Terminals 4 and 5	$V_{4-5}$	-		-1.5	0	1.5	V	-	
<b>DYNAMIC CHARACTERISTICS (AS RF AMPLIFIER)</b>									
Input Limiting Voltage (Knee)	$V_{I1}$ Limiting	4		$f = 45.75\text{ MHz}$	-	75	-	mV	-
Input Admittance	$y_{11}$	-	$f = 45.75\text{ MHz}$ $V_{CC} = 30\text{ V}$ $R_S = 1.5\text{ k}\Omega$	-	$0.5 + j1.1$	-	mmho	-	
Reverse Transfer Admittance	$y_{12}$	-		-	$3.8 + j3.4$	-	$\mu\text{mho}$	-	
Forward Transfer Admittance	$y_{21}$	-		-	$-11.7 + j10.1$	-	mmho	-	
Output Admittance	$y_{22}$	-		-	$0.077 + j0.9$	-	mmho	-	
<b>OUTPUT vs FREQUENCY DEVIATION - AFC</b>									
Correction-Control Voltage at Terminal 4	$V_{\text{corr.}}$ (4)	5	$V_{CC} = +30\text{ V}$ $V_{in} = 200\text{ mV RMS}$ $f_0 = \text{MHz as indicated}$	% of $V_{I0}$		% of $V_{I0}$			
			45.750 - 0.025	85	-	-	V	6,7	
			45.750 + 0.025	-	-	33	V		
			45.750 - 0.900	75	-	-	V		
			45.750 + 0.900	-	-	43	V	7	
			45.750 - 1.500	-	-	85	V		
Correction-Control Voltage at Terminal 5	$V_{\text{corr.}}$ (5)	5	45.750 - 0.025	-	-	33	V	6,7	
			45.750 + 0.025	85	-	-	V		
			45.750 - 0.900	-	-	43	V		
			45.750 + 0.900	75	-	-	V	7	
			45.750 - 1.500	33	-	-	V		
			45.750 + 1.500	-	-	85	V		





**Fig. 3 - Test setup: Measurement of total device dissipation, Zener regulating voltage, quiescent operating current (terminal 2).**



**Fig. 4 - Input limiting sensitivity test circuit.**


**DYNAMIC CONTROL VOLTAGE CHARACTERISTICS**

The CA3044 and CA3044V1 are specifically intended for use in the AFT system of color television receivers. Each device is tested so that the control voltages generated by the circuit meet the critical requirements of the system. Figure 5 is the schematic diagram of the test circuit.


Figure 6 and 7 show the control voltages generated at terminals 4 and 5 of the Integrated Circuit as a function of the frequency deviation from the nominal center frequency. Figure 6 shows the region within 25 KHz of the center frequency while Figure 7 covers the entire bandwidth of the system. The horizontal reference lines on the figures are generated by a voltage divider connected between the power supply volt-

age on Terminal 10 and ground. The dynamic control voltages are compared with these references according to the Output vs Frequency Deviation Table. For example: when the frequency deviation is -25 KHz the control voltage at Terminal 4 is greater than the reference A voltage; the control voltage at Terminal 5 is less than the reference B voltage.


The shape of the correction voltage characteristics is dependent to a large degree upon transformer characteristics and the parts layout. In order to closely duplicate the curves shown, the printed circuit board shown in Figure 8 and the parts layout shown in Figure 9 should be followed as closely as possible.



**Fig. 5 - Correction voltage test circuit for CA3044 and CA3044V1.**



**Fig. 6 - Typical narrow-band dynamic control voltage characteristics.**



**Fig.7 - Typical wide-band dynamic control voltage characteristics.**

**DEFINITIONS OF TERMS**

**Input Limiting Voltage (Knee) [ $v_i(lim)$ ]**

The input signal voltage which will cause the output signal to decrease 3 dB from its maximum level.

**Total Device Dissipation ( $P_T$ )**

The total power drain of the device with no signal applied and no external load current.

**Quiescent Operating Voltage**

The dc voltage at the output terminal, with respect to ground, with no signal applied.

**Quiescent Operating Current**


The average (dc) value of the current in either output, terminal, with no signal applied.

**Output Offset Voltage**


The dc voltage between output terminals with no signal applied.

**Control Voltage**

The dc voltage at either output terminal with respect to ground with an RF signal of specified frequency applied.



**a) Top view**



**b) Bottom view**

**Fig.8 - Printed Circuit Board for Test Circuit -- Full Size**






Fig.9 - Top view of wired test board.

DIMENSIONAL OUTLINES

CA3044



CA3044V1




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon  
**CA3064**  
**CA3064E**



## TV Automatic Fine Tuning Circuit

### Features:

- Cascode type high-gain amplifier (18 mV input for rated output)
- Internal voltage regulator
- Differential detector
- For use with either color or monochrome
- Differential amplifier
- Bipolar outputs
- Wide operating-temperature range;  $-55$  to  $+125^{\circ}\text{C}$

RCA-CA3064 and CA3064E represent the third generation of integrated circuits designed primarily for AFC (Automatic-Frequency-Control) applications. They provide all of the signal-processing components needed (with the exception of the tuned-phase-detector transformer) to derive the AFT correction signals from the output of the video-if amplifier. The CA3064 is supplied in the 10-formed-lead TO-5 style package, and the CA3064E in the 14-lead dual-in-line plastic package. Both types operate over the temperature range of  $-55$  to  $+125^{\circ}\text{C}$ .

The CA3064 and CA3064E are functionally similar to the CA3044 and CA3044V1 but embody a higher-gain input amplifier which provides a 20-dB improvement in sensitivity. The increased sensitivity extends the application of a proven AFT system to the low-level if-amplifier stages in TV receivers.

Because the CA3064 and CA3064E are functionally similar to the CA3044 and CA3044V1, refer to Application Note ICAN-5831, "Application of the RCA CA3044 and CA3044V1 Integrated Circuits in Automatic Fine-Tuning Systems" for general application information.




Fig. 1 - Block diagram of typical operating circuit utilizing the CA3064 and CA3064E.

92CM-15810RI

CA3064, CA3064E TV Automatic Fine-Tuning Circuit

**MAXIMUM RATINGS, Absolute-Maximum Values:**

**DEVICE DISSIPATION:**


Up to  $T_A = 25^\circ\text{C}$  . . . . . 700 mW  
 Above  $T_A = 25^\circ\text{C}$  . . . . . derate linearly 5.6 mW/ $^\circ\text{C}$

**AMBIENT TEMPERATURE RANGE:**


Operating . . . . .  $-55$  to  $+125^\circ\text{C}$   
 Storage . . . . .  $-65$  to  $+150^\circ\text{C}$

**LEAD TEMPERATURE (During Soldering):**

At distance  $1/16'' \pm 1/32''$   
 (1.59 mm  $\pm$  0.79 mm)  
 from case for 10 s max. . . . . 265 $^\circ\text{C}$



(a) CA3064



(b) CA3064E

Fig.2 - Terminal assignment diagrams.

**MAXIMUM VOLTAGE RATINGS at  $T_A = 25^\circ\text{C}$**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 (3) and horizontal terminal 6 (9) is +20 to 0 volts. Terminal nos. in parentheses are for the 14-lead dual-in-line plastic package.

TERMINAL No.	9(6,7, 10,11, 13)	10 (1)	1 (2)	2 (3)	3 (4)	4 (5)	5 (8)	6 (9)	7 (12)	8 (14)
9(6,7, 10,11, 13)	← NO INTERNAL CONNECTION →									
10 (1)			+12 0	+10 -10	+12 0	+12 0	+12 0	+10 0	+20 0	▲
1 (2)				*	+10 -10	*	*	+5 -5	*	+5 -6
2 (3)					*	*	*	+20 0	*	+20 0
3 (4)						*	*	+5 -6	*	+5 -6
4 (5)							*	*	*	+12 0
5 (8)								*	*	+12 0
6 (9)									+5 -2	+2 0
7 (12)										+2 -10
8 (14)										REF.SUB-STRATE & CASE■

**MAXIMUM CURRENT RATINGS**

TERMINAL No.	$I_{IN}$ mA	$I_{OUT}$ mA
9(6,7, 10,11, 13)	-	-
10 (1)	50	50
1 (2)	1	0.1
2 (3)	20	20
3 (4)	1	0.1
4 (5)	5	5
5 (8)	5	5
6 (9)	5	5
7 (12)	1	1
8 (14)	50	50

- ▲ Terminal number 10 (1) may be connected to any positive voltage source greater than the internal zener regulating voltage through a suitable dropping resistor - provided the dissipation rating is not exceeded.
- This terminal should be connected to the most negative potential of the complete circuit.

- \* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.
- ♣ It is recommended that unused terminals 6,7,10,11, and 13 on the 14-lead dual-in-line-plastic package and terminal 9 on the TO-5 package be grounded to act as shields.

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified**

CHARACTERISTICS	SYMBOLS	TEST CIRCUITS FIG.	TEST CONDITIONS	LIMITS CA3064, CA3064E			UNITS	CHARACTERISTIC CURVES FIG.	
				MIN.	TYP.	MAX.			
<b>STATIC CHARACTERISTICS</b>									
Device Dissipation	$P_D$	4	$V^+ = 30\text{V}$ $R_S = 1.5\text{k}\Omega$	$T_A$	-	135	150	mW	-
				$-25^\circ\text{C}$					
				$+25^\circ\text{C}$	130	140	150		
				$+85^\circ\text{C}$	-	145	150		
Current Drain at 10.5 Volts	$I_T$	4	$V_{10(1)} = 10.5\text{V}$	4	6.5	9.5	mA	-	
Zener Regulated Voltage – DC Supply Voltage at terminal 10(1)*	$V_{10(1)}$	4	$V^+ = 30\text{V}$ $R_S = 1.5\text{k}\Omega$	10.9	11.8	12.8	V	-	
Quiescent-Operating Current into Terminal 2(3)	$I_2(3)$	4		1	2	4	mA	-	
Quiescent Operating Voltage at Terminal 4(5)	$V_4(5)$	-		5	6.9	8	V	-	
Quiescent Operating Voltage at Terminal 5(8)	$V_5(8)$	-		5	6.9	8	V	-	
Output Offset Voltage between Terminals 4 and 5(5 and 8)	$V_{4-5}$	-		-1	0	1	V	-	
<b>DYNAMIC CHARACTERISTICS (AS RF AMPLIFIER IN TO-5 STYLE PACKAGE)</b>									
Input Voltage Sensitivity	$V_I$ sensitivity	5	$V^+ = +30\text{V}$ $V_I = 18\text{mV}$	Correction Voltage Output as shown in table below.					
Input Admittance	$y_{11}$	-	$f = 45.75\text{MHz}$ $V^+ = 30\text{V}$ $R_S = 1.5\text{k}\Omega$	-	$0.41 + j1.0$	-	mmho	-	
Reverse Transfer Admittance	$y_{12}$	-		-	$0 + j3.4$	-	$\mu\text{mho}$	-	
Forward Transfer Admittance	$y_{21}$	-		-	$24.5 - j29$	-	mmho	-	
Output Admittance	$y_{22}$	-		-	$0.04 + j0.9$	-	mmho	-	
<b>OUTPUT vs FREQUENCY DEVIATION - AFC</b>									
Correction-Control Voltage at Terminal 4(5)	V corr. 4(5)	5	$V^+ = +30\text{V}$ $V_I = 18\text{mV RMS}$ $f_0 = \text{MHz as indicated}$	$45.750 - 0.030$	85	-	-	V	6,7
				$45.750 + 0.030$	-	-	25	V	
				$45.750 - 0.900$	80	-	-	V	
				$45.750 + 0.900$	-	-	35	V	7
				$45.750 - 1.500$	-	-	80	V	
				$45.750 + 1.500$	35	-	-	V	
Correction-Control Voltage at Terminal 5(8)	V corr. 5(8)	5	$V^+ = +30\text{V}$ $V_I = 18\text{mV RMS}$ $f_0 = \text{MHz as indicated}$	$45.750 - 0.030$	-	-	25	V	6,7
				$45.750 + 0.030$	85	-	-	V	
				$45.750 - 0.900$	-	-	35	V	
				$45.750 + 0.900$	80	-	-	V	7
				$45.750 - 1.500$	35	-	-	V	
				$45.750 + 1.500$	-	-	80	V	

\* Terminal numbers in parentheses are for 14-lead dual-in-line plastic package.




Fig.3 - Schematic diagram for CA3064 and CA3064E.

### Circuit Description

The CA3064 and CA3064E integrated circuits can be considered as five functional blocks; an amplifier-limiter, a balanced detector, a differential dc amplifier, an internally used AGC amplifier, and a zener voltage regulator. The 45-MHz amplifier limiter combination consists of emitter-follower input stage Q2 followed by a cascode-type amplifier Q1, Q3. The emitter-follower input stage Q2 is internally biased, therefore, capacitor coupling must be provided to the input at pin 7 (12). The external load is connected to the input at pin 2 (3) and should present a load impedance of about 1800 ohms at 45.75 MHz. The detector inputs at pins 1 (2) and 3 (4)

from the external transformer are biased through the tertiary winding connected to pin 6 (9), which must be bypassed. The balanced detector is a high-efficiency type consisting of Q7/C1 and Q13/C2, which are internally biased by matching transistors Q8 and Q12. The dc amplifier consists of the differential-amplifier Q9, Q10, Q11, and D4.

The amplifier detector system provides the sharply defined pull-in characteristics shown in figures 5 and 6. The AGC amplifier Q6 senses the detected signals at the collector of A10 and adjusts the gain to compensate for signal changes such as airplane flutter conditions. Diodes D1, D2, and D3 provide the internal voltage regulation.





Fig.4 - Test setup: Measurement of total device dissipation, zener regulating voltage, quiescent operating current at terminal 2 (3).



CONTROL VOLTAGE OUTPUT  
ALL RESISTORS ARE 1% TOLERANCE AND ARE IN OHMS.  
TERMINAL NUMBERS IN PARENTHESES ARE FOR 14-LEAD  
DUAL-IN-LINE PLASTIC PACKAGE

92CS-15813RI

- L<sub>1</sub> IS ALIGNED FOR SYMMETRICAL BANDWIDTH ON EITHER SIDE OF 45.750 MHz
  - L<sub>2</sub> TERTIARY WINDING WOUND ON L<sub>1</sub> COIL FORM
  - L<sub>3</sub> IS ALIGNED FOR ZERO DIFFERENTIAL OUTPUT BETWEEN TERMINALS 4 AND 5 AT f<sub>o</sub> = 45.750 MHz
- \* FOR COIL CONSTRUCTION DATA, SEE FIG. 4(b).

REFERENCE VOLTAGE PERCENTAGES	
Ref. A	85% of V <sub>10(1)</sub>
Ref. B	25% of V <sub>10(1)</sub>
Ref. C	80% of V <sub>10(1)</sub>
Ref. D	35% of V <sub>10(1)</sub>

Coil	RCA Distributor Part No.
(L <sub>1</sub> , L <sub>2</sub> )	122 213
L <sub>3</sub>	122 203




Fig.5 (b) Coil form base terminal diagram.

Fig.5 (a) – Correction voltage test circuit for CA3064 and CA3064E.

The CA3064 and CA3064E are specifically intended for use in the AFT system of color television receivers. These devices are tested so that the control voltages generated by the circuit meet the critical requirements of the system. Figure 5 (a) is the schematic diagram of the test circuit.

Figures 5, 6, and 7 show the control voltages generated at terminals 4(5) and 5(8) of the Integrated Circuit as a function of the frequency deviation from the nominal center frequency. Figure 6 shows the region within 30 kHz of the center frequency while Figure 7 covers the entire bandwidth of the system. The horizontal reference lines on the figures are generated by a voltage divider connected between the power

**COIL DATA FOR DISCRIMINATOR WINDINGS**

**L<sub>1</sub> – Discriminator Primary:** 3-1/6 turns; #20 Enamel-covered wire – close-wound, at bottom of coil form. Inductance of L<sub>1</sub> = 0.165 µH; Q<sub>o</sub> = 120 at f<sub>o</sub> = 45.75 MHz. Start winding at terminal #6; finish at Terminal #1. See Notes below.

**L<sub>2</sub> – Tertiary Windings:** 2-1/6 turns; #20 Enamel-covered wire – close wound over bottom end of L<sub>1</sub>. Start winding at Terminal #3; finish at Terminal #4. See Notes below.

**L<sub>3</sub> – Discriminator Secondary:** 3-1/2 turns; center-tapped, space wound at bottom of coil form. Inductance of L<sub>3</sub> = 0.180 µH; Q<sub>o</sub> = 150 at f<sub>o</sub> = 45.75 MHz. Start winding at Terminal #2; finish at Terminal #5; connect center tap to Terminal #7. See Notes below.

- Notes:**
1. Coil Forms; Cylindrical; –0.30” Dia. max.
  2. Tuning Core: 0.250” Dia. x 0.37” Length.  
Material: Carbinal J or equivalent
  3. Coil Form Base: See drawing below.
  4. End of coil nearest terminal board to be designated the winding start end.

supply voltage on terminal 10(1) and ground. The dynamic control voltages are compared with these references according to the Output vs Frequency Deviation Table. For example: when the frequency deviation is –30 kHz the control voltage at terminal 4(5) is greater than the reference A voltage; the control voltage at terminal 5(8) is less than the reference B voltage.

The shape of the correction voltage characteristics is dependent to a large degree upon transformer characteristics and the parts layout. In order to closely duplicate the curves shown, the printed circuit boards shown in Figures 8 and 10 and the parts layouts shown in Figures 9 and 11 should be followed as closely as possible.






Fig.6 — Typical narrow-band dynamic control voltage characteristics.




Fig.7 — Typical wide-band dynamic control voltage characteristics.





Fig.8 — Typical application of CA3064 and CA3064E AFT IC.



(a) Top view

(b) Bottom view

Fig.9 — Printed circuit board for test circuit, full size (for TO-5 style package).






Fig.10 — Top view of wired test board (for TO-5 style package).



(a) Top view



(b) Bottom view

Fig.11 — Printed circuit board for test circuit, full size (for 14-lead dual-in-line plastic package).






Fig.12 - Top view of wired test board (for 14-lead dual-in-line plastic package)


**DIMENSIONAL OUTLINES**  
**10-Formed-Lead TO-5 Style Package**



92CS-14638RI



**14-Lead Dual-in-Line Plastic Package JEDEC MO-001-AB)**



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.00	0.76
α	0°	15°	4	0°	15°
N		14	5		14
N <sub>1</sub>		0	6		0
O <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296RI

NOTES

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- α applies in zone L<sub>2</sub> when unit installed.
- α applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices", Form No. 1CE-402, available on request from RCA Solid State Division, Box 3200, Somerville, N. J. 08876.



# Linear Integrated Circuits

## CA3041

### WIDE-BAND AMPLIFIER, FM DETECTOR AF PREAMPLIFIER/DRIVER

Monolithic Silicon


For Sound Sections of TV Receivers Using  
Tube-Type AF Output Amplifiers

RCA Integrated Circuit Type CA3041 provides, in a single monolithic silicon chip, a major subsystem for the sound sections of TV receivers. As shown in the Schematic Diagram (Fig.1) and the TV Receiver Block Diagrams (Fig.2) the CA3041 contains a multistage wide-band if-amplifier/limiter section, an FM-detector stage, a Zener-diode-regulated power-supply section, and an af-amplifier section specifically designed to drive directly a 6AQ5 beam power tube or other audio output tube of similar characteristics.

In FM receivers, the CA3041 can be used to provide if amplification and limiting, FM detection, and af preamplification.

The CA3041 provides exceptional versatility of circuit design because the if-amplifier/limiter section, FM detector section, and af-preamplifier/driver section can be used independently of each other.

The CA3041 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device in suitably punched printed-circuit boards. Templates showing recommended layout of printed-circuit boards for the CA3041 are provided in this bulletin (Figs.13, 14 and 15).



#### FEATURES

- high-sensitivity — input limiting voltage (knee) = 150  $\mu$ V typ. at 4.5 MHz
- large audio drive voltage capability
- excellent AM rejection — 58 dB typ. at 4.5 MHz
- inherent high stability — internally shielded
- internal Zener-diode-regulated voltage supply
- low harmonic radiation
- wide frequency capability — <100 kHz to > 20 MHz
- low harmonic distortion




Fig.1 - Schematic diagram.

**ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS AT T<sub>A</sub> = 25°C**

Indicated voltage or current limits for each terminal may be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 4).


TERMINAL	VOLTAGE OR CURRENT LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS													
			1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	-3 V	+3 V	-	AT SAME DC VOLTAGE AS TERMINAL 1	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	GROUND (VOLTAGE REFERENCE TERMINAL)	CONNECTED TO +140 V THROUGH 47 kΩ RESISTOR*	CONNECTED TO TERMINAL 7 THROUGH 100 kΩ RESISTOR*	AF-INPUT TERMINAL (EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL)	DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 9)	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 10)	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 11)	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	AT SAME DC VOLTAGE AT TERMINAL 12 (EXCEPT TERMINAL 13)	CONNECTED TO +140 V DC THROUGH 6.2-kΩ RESISTOR*
2	-3 V	+3 V	-3 to +3													
3	-3 V	+3 V	-3 to +3													
4	GROUND (VOLTAGE REFERENCE TERMINAL)		-3 to +3													
5	20 mA		-3 to +3													
6	0 V	+10 V	-3 to +3													
7	10 mA		-3 to +3													
8	10 mA		-3 to +3													
9	10 mA		-3 to +3													
10	10 mA		-3 to +3													
11	+2.5 V	+5 V	-3 to +3													
12	+2.5 V	+5 V	-3 to +3													
13	+2.5 V	+5 V	-3 to +3													
14	50 mA		-3 to +3													

\* Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Device Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3041 to be exceeded may be used.

OPERATING-TEMPERATURE RANGE .....	-40° to +85°C
STORAGE-TEMPERATURE RANGE .....	-65° to +150°C
LEAD TEMPERATURE (During Soldering):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)	
from case for 10 seconds max. ....	+265°C
MAXIMUM INPUT-SIGNAL VOLTAGE:	
Between Terminals 1 and 3 .....	± 3 V
MAXIMUM DEVICE DISSIPATION:	
At Ambient } up to +25°C .....	950 mW
Temperatures } above +25°C .....	Derate at 10.8 mW/°C


**ELECTRICAL CHARACTERISTICS**, at an Ambient Temperature,  $T_A$ , of  $25^\circ\text{C}$ , and a DC Supply Voltage,  $V_{CC}$ , of +140 Volts applied to Terminal 14 through a resistance of  $6.2\text{ k}\Omega$ , unless otherwise indicated. Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3041 to be exceeded may be used.

CHARACTERISTICS (See Page 7 for Definitions of Terms)	SYMBOLS	TEST CONDITIONS		LIMITS			TYPICAL CHARAC- TERIS- TICS CURVES		
		SETUP AND PROCEDURE	SPECIAL CONDITIONS	TYPE CA3041					
				Min.	Typ.	Max.		Units	Fig.
Total Device Dissipation	$P_T$	3	$T_A =$ $0^\circ\text{C}$ $+25^\circ\text{C}$ $+85^\circ\text{C}$	220	245	270	mW	4	
				225	250	275	mW		
				230	255	280	mW		
Zener Regulating Voltage (DC Supply Voltage at Terminal 14)	$V_{14}$	-		10.5	11.2	12.3	V	-	
Quiescent Operating Current (into Terminal 11)	$I_{11}$	3		0.25	0.63	1	mA	-	
9-Volt Current Drain (Quiescent Operating Current into Terminal 14)	$I_{14}$	3	$V_{CC} = +9\text{ V}$ applied directly to Terminal 14	7	11	16	mA	-	
Input-Impedance Components: Parallel Input Resistance	$R_i$	5	↑ f = 4.5 MHz ↓	-	11	-	$\text{k}\Omega$	-	
Parallel Input Capacitance	$C_i$	5		-	5	-	pF	-	
Output-Impedance Components: Parallel Output Resistance	$R_o$	-		-	100	-	$\text{k}\Omega$	-	
Parallel Output Capacitance	$C_o$	-		-	4	-	pF	-	
Input Limiting Voltage (Knee)	$V_{i(lim)}$	6		-	150	200	$\mu\text{V}$ (rms)	10	
Amplitude-Modulation Rejection	AMR	7		45	58	-	dB	8	
IF-Amplifier Voltage Gain	$A_{(IF)}$	9		-	67	-	dB	10	
Recovered AF Voltage: 1. At FM-Detector Output	$V_o(af)$	-		$R_L = 50\text{ k}\Omega$ , $\Delta f = \pm 25\text{ kHz}$ THD = 0.7% (typ.)	-	250	-	mV (rms)	-
2. At AF-Driver Output in Test Setup		-			THD < 5%	8	9	-	V (rms)
Total Harmonic Distortion	THD	6		$V_o(af) = 8\text{ V(rms)}$	-	1.5	5	%	-
Discriminator Output Resistance	$R_{o(dis)}$	-	↑ f = 1 kHz ↓	-	10	-	$\text{k}\Omega$	-	
AF-Amplifier Input Resistance	$R_{i(af)}$	-		-	100	-	$\text{k}\Omega$	-	
AF-Amplifier Output Resistance	$R_{o(af)}$	-		-	30	-	$\text{k}\Omega$	-	
AF-Driver Voltage Gain	$A_{af}$	11		-	41	-	dB	12	



\* TRW Electronics, Des Plaines, Illinois. Part No. EO23874, or equivalent.

Fig.2 - Block diagram of typical TV receiver using CA3041.



**PROCEDURES:**

**Total Device Dissipation:**

1. Close S<sub>1</sub>, open S<sub>2</sub>.
2. Measure and record V<sub>14</sub> and I<sub>T</sub>.
3. Determine Total Device Dissipation from  $P_T = V_{14}I_T$ .

**Quiescent Operating Current into Terminal 11:**

1. Close S<sub>1</sub>, open S<sub>2</sub>.
2. Measure I<sub>11</sub> and record as Quiescent Operating Current into Terminal 11.

**9-Volt Current Drain:**

1. Open S<sub>1</sub>, close S<sub>2</sub>.
2. Measure I<sub>11</sub> and record as 9-Volt Current Drain.

92CS-14881

Fig.3 - Test setup for total dissipation, quiescent operating current into terminal No.11, and 9-volt current drain.





Fig. 4 - Typical dissipation characteristic for CA3041.

92CS-14880



92CS-14942

Fig. 5 - Test setup for measurement of input-impedance components.

**PROCEDURES:**

**Recovered AF Voltage:**

1. Set Input Signal Generator as follows:  
 Output frequency = 4.5 MHz  
 Modulating frequency = 1 kHz  
 Deviation = ± 25 kHz  
 Output level for V<sub>in</sub> = 100 mV rms

2. Set volume control for maximum af output.


3. Measure af output voltage and record as Recovered AF Voltage.

**Total Harmonic Distortion:**

1. Adjust volume control for an af output voltage of 300 mV rms.
2. Measure Total Harmonic Distortion of the output signal in accordance with the Operating Instructions for the Distortion Analyzer.

**Input Limiting Voltage (Knee):**

1. Decrease V<sub>in</sub> until the af output voltage is 3 dB less than the value set in Step 1 of the procedure for measurement of Total Harmonic Distortion (300 mV - 3 dB = 210 mV)
2. Measure resulting value of V<sub>in</sub> and record as Input Limiting Voltage (Knee).




92CS-14875

\* TRW Electronics, Des Plaines, Illinois. Part No. E023874, or equivalent.

Fig. 6 - Test setup for measurement of input limiting voltage (Knee), recovered AF voltage, and total harmonic distortion.






92CS-14874

\* TRW Electronics, Des Plaines, Illinois. Part No. E023874, or equivalent.

Fig. 7 - Test setup for measurement of AM rejection.


**PROCEDURES:**

1. Set FM Signal Generator as follows:  
 Output frequency = 4.5 MHz  
 Modulating frequency = 1000 Hz  
 Deviation = ± 25 kHz  
 Output level for  $V_{in}$  = 100 mV rms
2. Set AM Signal Generator as follows:  
 Output frequency = 4.5 MHz  
 Modulating frequency = 1000 Hz  
 Per cent modulation = 30  
 Output level for  $V_{in}$  = 10 mV rms
3. With  $S_1$  in Position A measure AF Output Voltage and record as  $V_{O(FM)}$ .
4. With  $S_1$  in Position B measure AF Output Voltage and record as  $V_{O(AM)}$ .
5. Determine AM Rejection from  $AMR = V_{O(FM)} / V_{O(AM)}$



92CS-14889

Fig. 8 - Typical AM rejection characteristics for CA3041.



92CS-14946

**PROCEDURE:**

**A - Voltage Gain:**

- 1) Set input frequency at desired value,  $v_i = 100 \mu V$  rms.
- 2) Record  $v_o$ .
- 3) Calculate Voltage Gain A from  $A = 20 \log_{10} v_o / v_i$
- 4) Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.

Fig. 9 - Test setup for measurement of IF-amplifier voltage gain.




Fig.10 - Typical IF-amplifier voltage gain and input-limiting voltage (knee) characteristics.




Fig.11 - Test setup for measurement of AF-amplifier voltage gain.




Fig.12 - Typical AF-driver voltage-gain characteristic.

**DEFINITIONS OF TERMS**

**Total Device Dissipation (P<sub>T</sub>)**

The total power drain of the device with no signal applied and no external load current.

**Voltage Gain (A)**

The ratio of the signal voltage developed at the output of the device to the signal voltage applied to the input, expressed in dB.

**Input Impedance**

The ratio of a change in input voltage to a change in input current, measured at the input terminal of the device, with respect to ground.

**Output Impedance**

The ratio of a change in output voltage to a change in output current, measured at the output terminal of the device, with respect to ground.

**Input Limiting Voltage (Knee) [V<sub>i</sub>(lim)]**

The input signal voltage which will cause the output signal to decrease 3 dB from its maximum level.

**Recovered AF Voltage [V<sub>o</sub>(af)]**

The rms value of the AF output voltage of the device produced by a specified frequency deviation of an FM input signal.

**Amplitude-Modulation Rejection (AMR)**

The ratio of the recovered AF output voltage produced by a specified frequency deviation of an FM input signal to the recovered AF output voltage produced by an amplitude-modulated input signal having the same carrier frequency, expressed in dB.

**Discriminator Output Resistance [R<sub>O</sub>(disc)]**

The ratio of a change in AF output voltage to a change in output current, measured between the output terminal of the device and ground.

**Total Harmonic Distortion (THD)**

The ratio of the total rms voltage of all harmonics to the rms voltage of the fundamental, expressed in per cent. These voltages are measured at the af output terminal of the device, with respect to ground.




Fig. 13 - Recommended layout of printed-circuit board for complete TV-receiver sound strip utilizing RCA-CA3041 (Top View).  
(Actual Size)

Fig. 14 - Recommended layout of printed-circuit board for complete TV-receiver sound strip utilizing RCA-CA3041 (Bottom View).  
(Actual Size)






Fig. 15 - Recommended parts layout for TV-receiver sound strip utilizing RCA-CA3041.  
(Top View)

DIMENSIONAL OUTLINE



Recommended Mounting-Hole Dimensions and Spacing



Dimensions in Inches and Millimeters.  
Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

### WIDE-BAND AMPLIFIER, FM DETECTOR AF PREAMPLIFIER/DRIVER

Monolithic Silicon


For Sound Sections of TV Receivers Using Transistor-Type AF Output Amplifiers

RCA Integrated Circuit Type CA3042 provides, in a single monolithic silicon chip, a major sub-system for the sound sections of TV receivers. As shown in the Schematic Diagram (Fig.1) and the TV Receiver Block Diagrams (Figs.2A and 2B) the CA3042 contains a multistage wide-band if-amplifier section, an FM-detector stage, a Zener-diode-regulated power-supply section, and an af-amplifier section specifically designed to drive directly an n-p-n audio output transistor or a high-gain audio output pentode tube.

In FM receivers, the CA3042 can be used to provide if amplification and limiting, FM detection, and af preamplification.

The CA3042 provides exceptional versatility of circuit design because the if-amplifier/limiter section, FM detector section, and af-preamplifier/driver section can be used independently of each other.

The CA3042 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device in suitably punched printed-circuit boards. Templates showing recommended layout of printed-circuit boards for the CA3042 are provided in this bulletin (Figs.13 & 14).



#### FEATURES

- high sensitivity – input limiting voltage (knee) = 150  $\mu$ V typ. at 4.5 MHz
- 6-mA audio drive capability
- excellent AM rejection – 58 dB typ. at 4.5 MHz
- inherent high stability – internally shielded
- internal Zener-diode-regulated voltage supply
- low harmonic radiation
- wide frequency capability – <100 kHz to >20 MHz
- low harmonic distortion




Fig.1 - Schematic diagram.

**ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS AT  $T_A = 25^\circ\text{C}$**

Indicated voltage or current limits for each terminal may be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 4).

TERMINAL	VOLTAGE OR CURRENT LIMITS		VOLTAGE CONDITIONS AT OTHER TERMINALS													
			1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	-3 V	+3 V	-	AT SAME DC VOLTAGE AS TERMINAL 1	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	GROUND (VOLTAGE REFERENCE TERMINAL)	AF-DRIVER OUTPUT TERMINAL (EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL)	NO CONNECTION	AF-INPUT TERMINAL (EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL)	MUTING TERMINAL (EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL EXCEPT THAT TERMINAL MAY BE GROUNDED TO OBTAIN MUTING ACTION)	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 9)	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 10)	AT SAME DC VOLTAGE AS TERMINAL 12 (EXCEPT TERMINAL 11)	EXTERNAL DC VOLTAGE IS NOT NORMALLY APPLIED TO THIS TERMINAL	AT SAME DC VOLTAGE AT TERMINAL 12 (EXCEPT TERMINAL 13)	CONNECTED TO +140 V DC THROUGH 6.2-k $\Omega$ RESISTOR*
2	-3 V	+3 V	-3 to +3													
3	-3 V	+3 V	-3 to +3													
4	GROUND (VOLTAGE REFERENCE TERMINAL)		-3 to +3													
5	20 mA		-3 to +3													
6	NO CONNECTION		-3 to +3													
7	10 mA		-3 to +3													
8	10 mA		-3 to +3													
9	10 mA		-3 to +3													
10	10 mA		-3 to +3													
11	+2 V	+10 V	-3 to +3													
12	+2.5 V	+10 V	-3 to +3													
13	0 V	+10 V	-3 to +3													
14	50 mA		-3 to +3													

\* Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Device Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3042 to be exceeded may be used.

OPERATING-TEMPERATURE RANGE .....	-40° to +85°C
STORAGE-TEMPERATURE RANGE .....	-65° to +150°C
LEAD TEMPERATURE (During Soldering):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)	
from case for 10 seconds max. ....	+265°C
MAXIMUM INPUT-SIGNAL VOLTAGE:	
Between Terminals 1 and 3 .....	± 3 V
MAXIMUM DEVICE DISSIPATION:	
At Ambient } up to +25°C .....	950 mW
Temperatures } above +25°C .....	Derate at 10.8 mW/°C

**ELECTRICAL CHARACTERISTICS**, at an Ambient Temperature,  $T_A$ , of  $25^{\circ}\text{C}$ , and a DC Supply Voltage,  $V_{CC}$ , of +140 Volts applied to Terminal 14 through a resistance of  $6.2\text{ k}\Omega$ , unless otherwise indicated. Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3042 to be exceeded may be used.

CHARACTERISTICS (See Page 7 for Definitions of Terms)	SYMBOLS	TEST CONDITIONS		LIMITS			TYPICAL CHARAC- TERIS- TICS CURVES Fig.			
		SETUP AND PROCEDURE Fig.	SPECIAL CONDITIONS	TYPE CA3042						
				Min.	Typ.	Max.		Units		
Total Device Dissipation	$P_T$	3	$T_A = \begin{matrix} 0^{\circ}\text{C} \\ +25^{\circ}\text{C} \\ +85^{\circ}\text{C} \end{matrix}$	200 210 220	230 240 250	260 270 280	mW mW mW	4		
Zener Regulating Voltage (DC Supply Voltage at Terminal 14)	$V_{14}$	—		10.5	11.2	12.3	V	—		
Quiescent Operating Current (into Terminal 11)	$I_{11}$	3		0.25	0.63	1	mA	—		
9-Volt Current Drain (Quiescent Operating Current into Terminal 14)	$I_{14}$	3	$V_{CC} = +9\text{ V}$ applied directly to Terminal 14	8	12	18	mA	—		
Input-Impedance Components: Parallel Input Resistance	$R_i$	5	$f = 4.5\text{ MHz}$	—	11	—	$\text{k}\Omega$	—		
Parallel Input Capacitance	$C_i$	5		—	5	—	pF	—		
Output-Impedance Components: Parallel Output Resistance	$R_o$	—		—	100	—	$\text{k}\Omega$	—		
Parallel Output Capacitance	$C_o$	—		—	4	—	pF	—		
Input Limiting Voltage (Knee)	$V_{i(lim)}$	12		—	150	200	$\mu\text{V}$ (rms)	9		
Amplitude-Modulation Rejection	AMR	6		45	58	—	dB	7		
IF-Amplifier Voltage Gain	$A_{(IF)}$	8		—	67	—	dB	9		
Recovered AF Voltage:	$V_o(af)$			$\Delta f = \pm 25\text{ kHz}$						
1. At FM-Detector Output		12			$R_L = 50\text{ k}\Omega$ THD = 0.7% (typ.)	—	250	—	mV (rms)	—
2. At AF-Driver Output in Test Setup		12			$R_L = 322\ \Omega$ THD < 5%	500	800	—	mV (rms)	—
3. At AF-Driver Output in TV-Receiver Sound System		2A or 2B	$R_L = 150\text{ k}\Omega$ THD = 1.5% (typ.)		—	3	—	V (rms)	—	
Total Harmonic Distortion:	THD									
1. In Test Setup		12	$V_o(af) = 500\text{ mV}$ (rms)	—	1.5	5	%	—		
2. In TV Receiver Sound System		2A or 2B	$V_o(af) = 1.3\text{ V}$ (rms)	—	1	—	%	—		
FM-Detector Output Resistance	$R_{o(det)}$	—	$f = 1\text{ kHz}$	—	10	—	$\text{k}\Omega$	—		
AF-Driver Input Resistance	$R_{i(af)}$	—		—	100	—	$\text{k}\Omega$	—		
AF-Driver Output Resistance	$R_{o(af)}$	—		—	250	—	$\Omega$	—		
AF-Driver Voltage Gain	$A_{af}$	10		$R_S = 50\ \Omega, C_1 = 0$	—	30	—	dB	11	




Fig.2(a) - Block diagram of typical TV receiver utilizing transistor RCA-40424.






Fig.2(b) - Block diagram of typical TV receiver utilizing the CA3042 and a 12FX5, 6EH5, or equivalent.



92CS-14882



92CS-14888

Fig. 4 - Typical dissipation characteristic.

**PROCEDURES:**

**Total Device Dissipation:**

1. Set switch S in position A
2. Measure and record  $V_{14}$  and  $I_{14}$ .
3. Determine Total Device Dissipation from  $P_T = V_{14} I_{14}$


**Quiescent Operating Current into Terminal 11:**

1. Turn switch S to position B
2. Measure  $I_{11}$  and record as Quiescent Operating Current into Terminal 11.

**9-Volt Current Drain:**


1. Set switch S in position B
2. Measure  $I_{14}$  and record as 9-Volt Current Drain.

Fig. 3 - Test setup for measurement of total device dissipation, quiescent current into terminal No. 11, and 9-volt current drain.



92CS-14890

Fig. 5 - Test setup for measurement of input-impedance components.



92CS-14911

Fig. 6 - Test setup for measurement of AM rejection.

**PROCEDURES:**

1. Set FM Signal Generator as follows:  
 Output Frequency = 4.5 MHz  
 Modulating frequency = 1000 Hz  
 Deviation =  $\pm 25$  kHz  
 Output level for  $V_{in}$  = 100 mV rms
2. Set AM Signal Generator as follows:  
 Output frequency = 4.5 MHz  
 Modulating frequency = 1000 Hz  
 Per cent modulation = 30  
 Output level for  $V_{in}$  = 10 mV rms
3. With  $S_1$  in Position A measure AF Output Voltage and record as  $V_{O(FM)}$ .
4. With  $S_1$  in Position B measure AF Output Voltage and record as  $V_{O(AM)}$ .
5. Determine AM Rejection from  $AMR = \frac{V_{O(FM)}}{V_{O(AM)}}$

\* TRW Electronics, Des Plaines, Illinois. Part No. EO23874, or equivalent.







Fig.7 - Typical AM rejection characteristics.



**PROCEDURE Voltage Gain:**

1. Set input frequency at desired value,  $v_i = 100 \mu\text{V rms}$ .
2. Record  $v_o$ .
3. Calculate Voltage Gain A from  $A = 20 \log_{10} v_o/v_i$ .
4. Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.

Fig.8 - Test setup for measurement of IF amplifier voltage gain.




Fig.9 - Typical IF amplifier voltage gain and input limiting voltage (knee) characteristics.




Fig.10 - Test setup for measurement of AF amplifier voltage gain.





Fig.11 - Typical AF amplifier voltage gain characteristics.



\* TRW Electronics, Des Plaines, ILL., Part No. EO 23874 (or equivalent).

92CS-14913

#### PROCEDURES:

##### Recovered AF Voltage:

1. Set Input Signal Generator as follows:
  - Output frequency = 4.5 MHz
  - Modulating frequency = 1 kHz
  - Deviation =  $\pm 25$  kHz
  - Output level for  $V_{in}$  = 100 mV rms
2. Set volume control for maximum af output
3. Measure af output voltage and record as Recovered AF Voltage.

##### Total Harmonic Distortion:

1. Adjust volume control for an af output voltage of 500 mV rms.
2. Measure Total Harmonic Distortion of the output signal in accordance with the Operating Instructions for the Distortion Analyzer.

##### Input Limiting Voltage (Knee):

1. Decrease  $V_{in}$  until the af output voltage is 3 dB less than the value set in Step 1 of the procedure for measurement of Total Harmonic Distortion (500 mV - 3 dB = 350 mV)
2. Measure resulting value of  $V_{in}$  and record as Input Limiting Voltage (Knee).

**Fig. 12 - Test setup for measurement of input limiting voltage (knee), recovered AF voltage, and total harmonic distortion.**

## DEFINITIONS OF TERMS

### Total Device Dissipation ( $P_T$ )

The total power drain of the device with no signal applied and no external load current.

### Voltage Gain (A)

The ratio of the signal voltage developed at the output of the device to the signal voltage applied to the input, expressed in dB.

### Input Impedance

The ratio of a change in input voltage to a change in input current, measured at the input terminal of the device, with respect to ground.

### Output Impedance

The ratio of a change in output voltage to a change in output current, measured at the output terminal of the device, with respect to ground.

### Input Limiting Voltage (Knee) [ $V_i(\text{lim})$ ]

The input signal voltage which will cause the output signal to decrease 3 dB from its maximum level.

### Recovered AF Voltage [ $v_o(\text{af})$ ]

The rms value of the AF output voltage of the device produced by a specified frequency deviation of an FM input signal.

### Amplitude-Modulation Rejection (AMR)

The ratio of the recovered AF output voltage produced by a specified frequency deviation of an FM input signal to the recovered AF output voltage produced by an amplitude-modulated input signal having the same carrier frequency, expressed in dB.

### Discriminator Output Resistance [ $R_O(\text{disc})$ ]

The ratio of a change in AF output voltage to a change in output current, measured between the output terminal of the device and ground.

### Total Harmonic Distortion (THD)

The ratio of the total rms voltage of all harmonics to the rms voltage of the fundamental, expressed in per cent. These voltages are measured at the af output terminal of the device, with respect to ground.




Fig. 13 - Recommended layout of printed-circuit board for TV-receiver sound strip utilizing RCA-CA3042. (Actual Size, Bottom View)






Fig. 14 - Recommended parts layout for TV-receiver sound strip utilizing RCA-CA3042. (Top View)

DIMENSIONAL OUTLINE



Recommended Mounting-Hole Dimensions and Spacing



Dimensions in Inches and Millimeters.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

92CS-14872R1

**RCA**  
Solid State  
Division

# Linear Integrated Circuits


CA3065

The RCA CA3065 Television Sound System is a monolithic integrated circuit which combines a multi-stage IF amplifier limiter, an FM detector, an electronic attenuator, a zener diode regulated power supply, and an audio amplifier-driver that is designed to directly drive an npn power transistor or high-transconductance tube. Because the circuit is so inclusive, a minimum number of external components is required. A block diagram of the integrated circuit television sound system is shown in Fig. 1.

The CA3065 with its advanced circuit design provides a high-performance multistage subsystem for the sound system of a television receiver. A particular feature of the CA3065 is the electronic attenuator which performs the conventional volume control function. Volume control is accomplished when the bias levels in the attenuator are changed by means of a variable resistor connected between Terminal 6 and ground (attenuation in excess of 60 dB is attained). Because no audio signal is present in this control, hum or noise pickup can be bypassed. In most cases, only a single unshielded wire is required between the IF board and the variable resistor (volume control).

The CA3065 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device into suitably punched printed-circuit boards.

## IF AMPLIFIER-LIMITER, FM DETECTOR, ELECTRONIC ATTENUATOR, AUDIO DRIVER



### For Television Sound-System Applications

#### FEATURES:

- Electronic attenuator - replaces conventional volume control
- Differential peak detector - requires one single tuned coil
- Internal Zener diode regulated supply
- Inherent high stability
- Excellent AM rejection - 50 dB typ. at 4.5 MHz
- Low harmonic distortion
- High sensitivity - 200  $\mu$ V limiting (knee) at 4.5 MHz
- Audio drive capability - 6 mA p-p
- Undistorted audio output voltage - 7 V p-p




Fig. 1 - Block diagram of CA3065 in a typical circuit application.

92CM -5817R3

**MAXIMUM RATINGS, Absolute Maximum Values, at T<sub>A</sub> = 25°C**

Input Signal Voltage (between Terminals 1 and 2) . . .	±3	V
Power Supply Current (Terminal 5) . . . . .	50	mA
Power Dissipation:		
Up to T <sub>A</sub> = 25°C . . . . .	850	mW
Above T <sub>A</sub> = 25°C . . . . .	Derate linearly 6.67	mW/°C
Ambient Temperature Range:		
Operating . . . . .	- 40 to + 85	°C
Storage . . . . .	- 65 to + 150	°C
Lead Temperature (During Soldering):		
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)		
from case for 10 seconds max. . . . .	+265	°C

**MAXIMUM VOLTAGE RATINGS at T<sub>A</sub> = 25°C**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 9 with respect to terminal 3 is 0 to +4 volts.

TERMINAL No.	4	5	6	7	8	9	10	11	12	13	14	1	2	3	
4	SUBSTRATE CONNECTION – ALWAYS CONNECT TO TERMINAL 3														
5		+13 0	+13 0	+13 0	*	*		INTERNAL CONNECTION DO NOT USE	+13 0	+13 0	*	*	*	NOTE 1	
6			*	*	*	*			*	*	*	*	*	*	+13 -5
7				+1 -4	*	*			*	*	*	*	*	*	+13 0
8						*	*		*	*	*	*	*	*	*
9							*		*	*	*	*	*	*	+4 0
10									*	*	*	*	*	*	+4 -5
11	INTERNAL CONNECTION DO NOT USE														
12									+4 -1	*	*	*	*	*	
13										*	*	*	*	*	
14											*	*		+3 -5	
1													+5 -5	+5 -5	
2														+4 -5	
3															

Note 1: Terminal No. 5 may be connected to any positive voltage through a suitable resistor provided that the current and dissipation ratings of the CA3065 are not exceeded.

\*Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if specified limits between all other terminals are not exceeded.


**MAXIMUM CURRENT RATINGS**

TERMINAL No.	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
4	SUBSTRATE: CONNECT TO TERMINAL 3	
5	50	1
6	1	1
7	1	1
8	0.5	6
9	1	1
10	1	0.1
11	INT. CONN. DO NOT USE	
12	0.5	6
13	1	2
14	1	0.1
1	1	0.1
2	1	0.1
3	0.1	50

**ELECTRICAL CHARACTERISTICS** at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = +140\text{V}$  applied to Terminal 5 through  $R_S = 3.9\text{ k}\Omega$ , and DC Volume Control ( $R_X$ ) = 0 unless otherwise indicated.

CHARACTERISTIC	SYMBOL	TEST CIRCUIT Fig. No.	SPECIAL TEST CONDITIONS	LIMITS			UNITS
				Min.	Typ.	Max.	
<b>Static Characteristics</b>							
Zener Regulating Voltage Terminal No. 5	$V_5$	–		10.3	11.2	12.2	V
Current into Terminal 5	$I_5$	–	Connect Terminal 5 to +9 V	10	16	24	mA
Total Device Dissipation	$P_T$	–		343	370	400	mW
Terminal Voltages:							
1	$V_1$	–		–	2	–	V
6	$V_6$	–		–	4.8	–	
7	$V_7$	–		–	6.1	–	
9	$V_9$	–		–	3.7	–	
12	$V_{12}$	–		4	5.1	5.8	
<b>Dynamic Characteristics</b>							
<b>IF AMPLIFIER</b>							
Input Limiting Voltage (at –3 dB point)	$V_{i(lim)}$	3	$f_o = 4.5\text{ MHz}$ , $f_m = 400\text{ Hz}$ , Deviation = $\pm 25\text{ kHz}$ ,	–	200	400	$\mu\text{V}$
AM Rejection	AMR	3	Amplitude Modulation = 30% $f = 4.5\text{ MHz}$	40	50	–	dB
Transconductance Magnitude	$g_{m1}(IF)$	–	$f = 4.5\text{ MHz}$ IF Input Terminals: 2, 1	–	500	–	mmho
Phase Angle	$\phi(IF)$	–	IF Output Terminals: 9, 3	–	46	–	degrees
Feedback Capacitance	$C_{fb}$	–	$f = 1\text{ MHz}$ ; Terminals 2 and 9	–	< 0.02	–	pF
Input Impedance Components:							
Parallel Input Resistance	$R_i(IF)$	–	Measured between Terminal Nos. 1 and 2	–	17	–	$\text{k}\Omega$
Parallel Input Capacitance	$C_i(IF)$	–	$f = 4.5\text{ MHz}$	–	4	–	pF
Output Impedance Components:							
Parallel Output Resistance	$R_o(IF)$	–	Measured between Terminal No. 9 and gnd	–	3.25	–	$\text{k}\Omega$
Parallel Output Capacitance	$C_o(IF)$	–	$f = 4.5\text{ MHz}$	–	7.5	–	pF
<b>DETECTOR</b>							
Recovered AF Voltage	$V_o(af)$	3	$f = 4.5\text{ MHz}$ ; $V_1 = 100\text{ mV}$ $\Delta f = \pm 25\text{ kHz}$	0.5	0.75	–	V(rms)
Total Harmonic Distortion	THD	3	$f_m = 400\text{ Hz}$	–	0.9	2	%
Output Resistance:							
Terminal 7	$R_o$	–		–	7.5	–	$\text{k}\Omega$
Terminal 8		–		–	300	–	$\Omega$
<b>ATTENUATOR</b>							
Max. Attenuation	–	3	See Fig. 7 $R_X = \infty$	60	80	–	dB
Max. "Play-through" Voltage*	–	3	$R_X = \infty$	–	0.075	1	mV
<b>AUDIO AMPLIFIER</b>							
Voltage Gain	$A(af)$	4	$V_1 = 0.1\text{ V(rms)}$ , $f = 400\text{ Hz}$	17.5	20	–	dB
Total Harmonic Distortion	THD	4	$V_o = 2\text{ V(rms)}$ , $f = 400\text{ Hz}$	–	1.5	–	%
Undistorted Output Voltage	–	4	THD = 5%, $f = 400\text{ Hz}$	2	2.5	–	V(rms)
Input Resistance	$R_i(af)$	–	$f = 400\text{ Hz}$	–	70	–	$\text{k}\Omega$
Output Resistance	$R_o(af)$	–	$f = 400\text{ Hz}$	–	270	–	$\Omega$

\*"Playthrough" voltage is the unwanted signal, measured at Terminal 8, when the volume control is set for minimum output.




All resistance values are in ohms, all capacitance values are in picofarads.

92CM-15819 R1

Fig. 2 - Schematic diagram of CA3065

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as  $\pm 30\%$ .

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.




ALL RESISTANCE VALUES ARE IN OHMS  
 $L_1 = 16 \mu\text{H}$  NOMINAL  
 $Q(\text{UNLOADED}) = 65$  TO 85

TERMINALS 11, 12, 13, 14 NO CONNECTION

92CM-15815


Fig. 3 - Input limiting voltage, AM rejection, recovered audio, total harmonic distortion, maximum attenuation, maximum "play-through" test circuit.




TERMINALS 7, 8, 11, 13 NO CONNECTION  
 ALL RESISTANCE VALUES ARE IN OHMS

92CS-15816

Fig. 4 - Audio voltage gain (undistorted output) test circuit.




(a) Test circuit




(b) Response curve

Fig. 5 - Frequency response of IF-amplifier section of CA3065



(a) Test circuit



(b) Response curve

Fig. 6 - Frequency response of af-amplifier section of CA3065




Fig. 7 - Gain reduction vs. resistance (terminal 6 to gnd)


### OPERATING CONSIDERATIONS

The CA3065 may be used to drive a video output transistor or a high-transconductance output tube.

As in all TV receivers, precaution should be taken to prevent destruction of the CA3065 in the event of cascade arcs originating in the picture tube or in the output tube. In the case of arcing in the output tube a resistor of 150k in series with terminal No. 12 and the grid of the tube is usually sufficient protection.


To prevent damage from picture tube arcs, a careful analysis of board layout and coupling modes (electrostatic or magnetic) may be necessary to suggest alternate layouts or appropriate locations for the placement of spark gaps to absorb the high energy discharge.





(a) Printed circuit board - bottom view\*  
Full Size

9255-4438




(b) Parts layout - top view\*  
Full Size

9255-4439

Fig. 8 - Recommended parts layout for TV receiver sound strip using CA3065.


\* A 200 mil square grid was used in the layout of passive components on the printed circuit board. The Quad-in-line formed leads conform to a standard grid spacing of 100 mil centers.

DIMENSIONAL OUTLINE



92CS-14872R1

Recommended Mounting-Hole Dimensions and Spacings.




92CS-14873

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**RCA**  
Solid State  
Division

# Linear Integrated Circuits

Monolithic Silicon  
**CA2111AE**  
**CA2111AQ**



## FM IF Amplifier-Limiter and Quadrature Detector

For FM IF and TV Sound IF Applications

### Features:

- Direct replacement for ULN2111A and MC1357
- Good sensitivity: Input limiting voltage (knee) (400  $\mu$ V typ. at 10.7 MHz; 250  $\mu$ V typ. at 4.5 MHz and 5.5 MHz)
- Excellent AM rejection (45 dB typ. at 10.7 MHz)
- Provision for output from 3-stage IF amplifier section
- Low harmonic distortion
- Quadrature detection permits simplified single-coil tuning
- Extremely low AFC voltage drift over full operating-temperature range
- Minimum number of external parts required

The CA2111A, on a single monolithic chip, provides a multi-stage wideband amplifier-limiter, a quadrature detector, and an emitter-follower output stage. This device is designed for use in FM receivers and in the sound IF sections of TV receivers. In addition, an output terminal is provided which allows the use of the amplifier-limiter as a straight 60-dB wideband amplifier.

The amplifier-limiter features the excellent limiting characteristics of 3 cascaded differential amplifiers.

The quadrature detector requires only one coil in the associated outboard circuit and therefore, tuning is a simple procedure.

A unique feature of the CA2111A is its exceptionally low AFC voltage drift over the full operating-temperature range.

This device can be supplied in either dual-in-line or quad-in-line 14-lead plastic packages (CA2111AE and CA2111AQ, respectively).




Fig. 1—Block diagram of CA2111A and associated outboard components.

### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A=25^\circ\text{C}$

DC Supply Voltage [between terminals 13 ( $V^+$ ) and 7 ( $V^-$ )]	16	V
Device Dissipation:		
Up to $T_A = 60^\circ\text{C}$ . . . . .	600	mW
Above $T_A = 60^\circ\text{C}$ . . . . .	derate linearly 6.7 mW/ $^\circ\text{C}$	
Ambient Temperature Range:		
Operating . . . . .	-55 to +125	$^\circ\text{C}$
Storage . . . . .	-65 to +150	$^\circ\text{C}$
Lead Temperature (During Soldering):		
At distance $1/16 \pm 1/32$ in. (1.59 $\pm$ 0.79 mm)		
from case for 10s max. . . . .	+ 265	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 


CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
DC Voltage:		$V^+ = 12\text{V}$	—	5.4	—	V
At Terminal 1	$V_1$	$= 8\text{V}$	—	3.7	—	
At Terminals 4, 5, 6, 10	$V_4, 5, 6, 10$	$V^+ = 8\text{V}$	—	1.35	—	
At Terminals 2, 12	$V_2, 12$		—	3.5	—	
DC Current (into Terminal 13)			—	14	—	mA
At $V^+ = 8\text{V}$			—	16	—	
At $V^+ = 12\text{V}$	$I_{13}$					
Amplifier Input Resistance	$R_4$	$f_o = 10.7\text{ MHz}$	—	7	—	k $\Omega$
Amplifier Input Capacitance	$C_4$		—	11	—	pF
Detector Input Resistance	$R_{12}$		—	70	—	k $\Omega$
Detector Input Capacitance	$C_{12}$		—	2.7	—	pF
Amplifier Output Resistance	$R_{10}$		—	60	—	$\Omega$
Detector Output Resistance	$R_1$		—	200	—	$\Omega$
De-Emphasis Resistance	$R_{14}$		—	8.8	—	k $\Omega$

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$   
FM Modulation Frequency = 400 Hz, Source Resistance =  $50\Omega$ 

CHARACTERISTIC	SYMBOL	TEST CONDITIONS								UNITS	TEST CIRCUIT OR CHARACTERISTIC CURVES FIG. NO.
		$f_o = 10.7\text{ MHz}$ $\Delta f = \pm 75\text{ KHz}$				$f_o = 4.5\text{ MHz}$ $\Delta f = \pm 25\text{ KHz}$		$f_o = 5.5\text{ MHz}$ $\Delta f = \pm 50\text{ KHz}$			
		$V^+ = 12\text{V}$		$V^+ = 8\text{V}$		$V^+ = 12\text{V}$		$V^+ = 12\text{V}$			
LIMITS											
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.		
<u>AMPL-LIMITER</u>											
Input Limiting Threshold Voltage	$V_i(\text{lim})$ (4)	400	600	400	600	250	400	250	400	V (RMS)	3, 7, 8, 9
AM Rejection <sup>†</sup> *	AMR(1)	45	—	37	—	36	—	40	—	dB	3, 4, 5, 6
Ampl. Voltage Gain $\blacktriangle$	$A_V(10)$	55	—	55	—	60	—	60	—	dB	3
<u>DETECTOR</u>											
Recovered Audio <sup>‡</sup> Output Voltage	$V_o(\text{AF})$ (1)	0.48	—	0.3	—	0.72	—	1.2	—	V (RMS)	3, 7, 8, 9
Total Harmonic <sup>‡</sup> Distortion	THD(1)	1	—	1	—	1.5	—	3	—	%	3

<sup>†</sup> $V_i = 10\text{ mV (RMS)}$  $\blacktriangle V_i \leq 50\ \mu\text{V (rms)}$ 

\*100% FM, 30% AM




92CS-20770

Fig. 2—Circuit schematic—CA2111A

NOTE:

Input to the quadrature coil can be from either terminal 9 or terminal 10. Terminal 9 is normally used because it lessens the possibility of overloads during tuning. The use of terminal 10 increases the limiting sensitivity significantly and has been used successfully in these tests.



92CS-20771

COMPONENT VALUES							DETECTOR TRANSFER CHARACTERISTICS	
f.	L <sub>1</sub>	C <sub>1</sub>	R <sub>1</sub>	q	C <sub>2</sub>	C <sub>3</sub>	UPPER PEAK	LOWER PEAK
MHz	μH	pF	KΩ	—	pF	μF	MHz	MHz
4.5	14	120	20	30	3	0.003	4.58	4.42
5.5	8	100	20	30	3	0.003	5.53	5.37
10.7	2	120	3.9	20	4.7	0.01	10.9	10.5

Fig. 3—Test circuit.




Fig. 4—AM rejection vs input voltage (4.5 MHz).




Fig. 5—AM rejection vs input voltage (5.5 MHz).




Fig. 6—AM rejection vs input voltage (10.7 MHz).




Fig. 7—Detected audio output vs input voltage (4.5 MHz).




Fig. 8—Detected audio output vs input voltage (5.5 MHz).




Fig. 9—Detected audio output voltage vs input voltage (10.7 MHz).




Fig. 10—AFC voltage vs ambient temp.





Fig. 11—Signal-to-noise ratio vs input voltage.

CA2111AE

14-Lead Dual-in-Line Plastic Package (JEDEC MOO-001-AB)



DIMENSIONAL OUTLINES

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
O <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28



92SS-4296R1


NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- a applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.

CA2111AQ

14-Lead Dual-in-Line Plastic Package with Leads in Quad-Formed Arrangement





## Television Video IF System

### FEATURES:

- High-gain wide-band IF amplifier: 75 dB typ. at 45 MHz
- Gain reduction with excellent stability: 50 dB typ. at 45 MHz
- Video detector with linear characteristics
- Video amplifier: 12 dB gain
- Impulse noise limiter
- Keyed AGC with noise immunity circuits
- Delayed AGC for tuner
- Buffered AFT output
- Separate sound IF intercarrier amplification
- Sound carrier detector
- 4.5 MHz sound carrier amplifier
- Isolated zener reference diode for regulated voltage supply


RCA-CA3068\* is a monolithic integrated circuit that incorporates an entire video TV-IF subsystem on a single chip. Innovations in integrated circuit design, in addition to the many active devices and closely matched components utilized in the circuit, make the CA3068 ideally suited for use in color and black-and-white TV receivers.

The primary functions performed by the IF subsystem are video IF amplification, linear detection, video output amplification, AGC from a keyed supply, AGC delay for tuner, sound carrier detection, sound carrier amplification, and a buffered AFT output. The advanced circuit design of the CA3068 also includes secondary functions for improved

noise immunity and minimal airplane flutter. An isolated zener reference diode, incorporated in the IC, provides a convenient and economical means for controlling the regulated voltage supply. The inherent wide bandwidth capability (10-70 MHz) and high overall gain (87 dB) make the CA3068 suitable for other AM IF applications whose frequencies range within this bandwidth.

The CA3068 utilizes a unique 20-lead quad-in-line plastic package. This package also includes a wrap-around shield that serves to minimize interlead capacitances.

\* Formerly Developmental No. TA5914



92CM-17116

Fig. 1 Functional block diagram of the CA3068.

**MAXIMUM RATINGS, Absolute Maximum Values, at  $T_A = 25^\circ C$**

**DC Supply Voltage:**

Between Terminals 15 and 5*	11.3	V
Terminal 7 (Collector to ground)	20	V
Terminal 9 (Collector to ground)	20	V
DC Current (into Terminal 18)	2	mA

**Device Dissipation:**

Up to $T_A = 60^\circ C$	600	mW
Above $T_A = 60^\circ C$	derate linearly 6.7 mW/ $^\circ C$	

**Ambient Temperature Range:**

Operating	-40 to +85	$^\circ C$
Storage	-65 to +150	$^\circ C$

**Lead Temperature (During soldering):**

At distance not less than 1/32" (0.79 mm) from case for 10 seconds max.	+265	$^\circ C$
---	------	------------

\* This rating does not apply when using the internal zener reference in conjunction with the pass transistor.




Fig. 2 - Simplified schematic diagram of the CA3068.



ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
			CIRCUIT Fig. No.	Min.	Typ.	Max.	
<b>Static (DC) Characteristics</b>							
Quiescent Circuit Current	$I_{15}$	—	3	15	—	45	mA
DC Voltages:							
Terminal 2 (Sound)	$V_2$	—	5	—	6	—	V
Terminal 3 (Keying Input)	$V_3$	—	3	6.4	—	10	V
Terminal 7 (1) (AGC)	$V_7$	—	3	16	—	21	V
Terminal 7 (2) (AGC)	$V_7$	—	4	—	1	—	V
Terminal 8 (AGC Delay)	$V_8$	—	4	—	4	—	V
Terminal 9 (Cascode Collector)	$V_9$	—	3	—	8.5	—	V
Terminal 16 (Bias)	$V_{16}$	—	3	1.1	—	2.3	V
Terminal 18 (Zener)	$V_{18}$	$V_5 = V_{17} = 0\text{ V}, I_{18} = 1\text{ mA}$	—	10.6	11.9	13.2	V
Terminal 19 (White Level)	$V_{19}$	—	5	6	—	10	V
<b>Dynamic Characteristics</b>							
Video Sensitivity	$e_1$	$f_o = 45.75\text{ MHz, Mod. (AM) = 85\%$ at 400 Hz; Adjust $e_1$ for 4 $V_{p-p}$ at Term. 19	6	40	100	200	$\mu\text{V}$
Sync. Tip Level Voltage	$V_{19}$	$f_o = 45.75\text{ MHz, } e_1(\text{CW}) = 10\text{ mV}$	6	0.4	0.8	1.6	V
Automatic Fine Tuning (AFT) Drive Level Voltage	$V_{14}$		6	—	15	—	mV
Delay Bias Voltage: At $e_1 = 10\text{ mV}$	$V_7$	$f_o = 45.75\text{ MHz, } e_1(\text{CW}) = 20\text{ mV};$  Adjust $R_1$ for $V_7 = 14\text{ V}$	6	16	—	—	V
At $e_1 = 30\text{ mV}$				0.5	—	2	V
3.58 MHz Chroma Output Voltage	$V_{19}$	$f_o = 45.75\text{ MHz, } e_1(\text{step mod.}) =$ 10 mV; $f_1 = 42.17\text{ MHz, } e_1(\text{step mod.}) =$ 3.33 mV	6	0.5	0.8	—	V
4.5-MHz Sound Output Voltage	$V_2$	$f_o = 45.75\text{ MHz, } e_1(\text{step mod.}) =$ 10 mV; $f_2 = 41.25\text{ MHz, } e_1(\text{step mod.}) =$ 2.5 mV	6	50	200	—	mV
Parallel Input Impedance: Resistance at Term. 6 Capacitance at Term. 6	$R_{I-6}$ $C_{I-6}$	$f_o = 45.75\text{ MHz}$  Impedance and Admittance measured at bias conditions as developed by circuit shown in Fig. 7	7	4	—	—	$k\Omega$ pF
Resistance at Term. 12 Capacitance at Term. 12	$R_{I-12}$ $C_{I-12}$			7	—	4.5	—
Resistance at Term. 13 Capacitance at Term. 13	$R_{I-13}$ $C_{I-13}$		7	—	5	—	$k\Omega$ pF
Parallel Output Impedance: Resistance at Term. 9 Capacitance at Term. 9	$R_{O-9}$ $C_{O-9}$		7	30	—	—	$k\Omega$ pF
Cascode Transfer Characteristics: Magnitude of Forward Transadmittance	$ Y_f $		7	—	50	—	mmho
Reverse Transfer Capacitance	$C_r$		7	—	0.001	—	pF




Fig. 3 - Test circuit for measurement of quiescent current (I<sub>15</sub>), keying terminal voltage (V<sub>3</sub>), bias voltage (V<sub>16</sub>), AGC terminal voltage 1 (V<sub>7</sub>), and cascode collector voltage (V<sub>9</sub>)




Fig. 4 - Test circuit for measurement of AGC terminal voltage 2 (V<sub>7</sub>) and terminal 8 voltage (V<sub>8</sub>).






Fig. 5 - Test circuit for measurement of white level (V<sub>19</sub>) and terminal 2 voltage (V<sub>2</sub>).




$R_1 = 50 \text{ K}\Omega$  POTENTIOMETER  
 $L_1 = 2.2 \mu\text{H}$ : ADJUST No. OF TURNS FOR ALIGNMENT  
 $L_2 = 1.5 \mu\text{H}$ : ADJUST No. OF TURNS FOR ALIGNMENT  
 $C \cong 1 \text{ pF}$ : ADJUST FOR PROPER ALIGNMENT

ALL RESISTANCE VALUES ARE IN OHMS  
 UNLESS OTHERWISE INDICATED, ALL CAPACITANCE VALUES:  
 LESS THAN 1.0 ARE IN MICROFARADS  
 1.0 OR GREATER ARE IN PICOFARADS



92CS-17537R1

(a) Test setup for measurement of video sensitivity, sync. tip level, delay bias, AFT drive voltage.



ALL RESISTANCE VALUES ARE IN OHMS

- 1- ADJUST LEVEL "a" TO GIVE 6 dB ATTENUATION OF MIXER
- 2- ADJUST LEVEL "b" SO THAT THE STEP (a-b) AT VIDEO OUTPUT TERM. IS 3 VOLTS. APPLY ONLY 45.75 MHz TO ADJUST STEP WAVEFORM.

92CS-17538

(b) Test setup for measurement of sound and chroma outputs.

Fig. 6 – Typical dynamic test circuit diagrams.





Fig. 7a — Color TV-IF amplifier test circuit.

Alignment of the IF Amplifier

1. Apply a 2 to 4 mV signal from a sweep generator, Telonic SV 13 or equivalent to the input of the IF amplifier.
2. Apply a negative DC supply voltage, to the Gain Adjust Terminal.
3. Set the gain supply voltage to provide a peak-to-peak output of 6 volts.
4. The overall response curve should conform to the waveform shown in Fig. 7b.



92CS-17549

Fig. 7b — Color TV-IF amplifier with associated waveform and test circuit.

## A TYPICAL COLOR-TV VIDEO SYSTEM




Fig. 8 — Block diagram of a typical color TV receiver utilizing the CA3068.

## Application Information

A block diagram of a typical color TV application of the CA3068 is shown in Fig. 8. The input from the TV tuner is applied to the IF cascode amplifier of the IC. The cascode amplifier has a gain reduction of 50 dB typ. and a gain of 35 dB typ. The cascode output is coupled to succeeding stages via the IC lead interconnections. Associated with the cascode amplifier is an AGC delay network that provides gain control for the RF amplifier. This arrangement enables the circuit designer to introduce the desired bandpass-shaping circuitry between the cascode input stages and the remaining IF stages. These IF stages provide an additional gain of 40 dB typ. The output, taken from the emitter of the second IF stage, also provides a buffered AFT signal that is designed to drive the RCA-CA3064 TV Automatic Fine-Tuning IC.


The IF detector circuit provides an extremely linear output signal that is DC coupled to the first video amplifier. The first video amplifier has a voltage gain of 12 dB typ. The detector and video amplifier circuits provide a signal which

has in addition to its linear output an extremely sharp limiting characteristic. The maximum video output level is approximately 7 volts peak-to-peak. The sharp limiting action of this circuit clips any signal (e.g. impulse noise) that exceeds this 7-volt value.


The video amplifier also provides a signal which drives a keyed AGC signal. The unique keyed AGC circuits utilize active devices that virtually eliminate noise from interfering with the action of the AGC. A separate sound section provides amplification at intercarrier frequencies, sound carrier detection, and sound carrier amplification. This sound section is designed to drive the RCA-CA3065 TV Sound System IC.

A color IF circuit with associated performance data is shown in Fig. 7. For a more detailed description of the CA3068 and related performance and IF printed circuit construction information, refer to the RCA Application Note ICAN-6544.


**DIMENSIONAL OUTLINE**



**Recommended Mounting-Hole Dimensions and Spacings.**



*Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.*



## Television Chroma System

The RCA CA3066 and CA3067 are monolithic silicon integrated circuits that constitute a complete chroma system for color television receivers. The CA3066 provides subcarrier regeneration and total chroma signal processing prior to demodulation; the CA3067 performs the demodulation and tint control functions. Each device utilizes a 16-lead quad-in-line plastic package.

### System Features

#### CA3066 CHROMA SIGNAL PROCESSOR

- Complete Color Sync Circuit
- Blanked Chroma Amplifier
- Chroma Band-Pass Amplifier
- Low Output Impedance Chroma Driver
- ACC Detector-Amplifier
- Killer Detector-Amplifier
- DC Chroma Gain Control
- Zener Diode for Regulated Voltage Reference
- Short-Circuit Protection on All Terminals

#### CA3067 CHROMA DEMODULATOR

- Balanced Chroma Demodulators
- Color Difference Matrix
- DC Tint Control
- Three Low Output Impedance Drivers for Direct Coupling
- Reference Subcarrier Limiter
- Zener Diode for Regulated Voltage Reference
- Internal RF Filtering





Fig. 1 - TV chroma system functional block diagram.

# CA3066 Chroma Signal Processor



ALL RESISTANCE VALUES ARE IN OHMS  
 UNLESS OTHERWISE INDICATED. ALL CAPACITANCE VALUES  
 LESS THAN 1.0 ARE IN MICROFARADS  
 1.0 OR GREATER ARE IN PICOFARADS  
 ALL COILS HAVE A Q<sub>00</sub> > 30

Fig. 2 - Functional diagram of CA3066.

The CA3066 contains substantially all the color processing circuitry exclusive of the tint control and demodulating circuits. The chroma amplifier sections of the CA3066 consist of the chroma and bandpass amplifiers. The chroma amplifier receives the chroma input signal at terminal No. 1. This amplifier is gain controlled by the automatic chroma control (ACC) detector-amplifier. The chroma signal is internally coupled from the output of the chroma amplifier to the input of the chroma bandpass amplifier and burst separator amplifier. The horizontal keying pulse (+8V) is used to gate the burst portion of the chroma signal from the input of the bandpass amplifier to the input of the burst separator amplifier. The bandpass amplifier is gain controlled by the dc chroma gain control and can also be controlled by the killer detector-amplifier. The bandpass amplifier output is internally coupled to the chroma output amplifier stage of the CA3066. The coils of the chroma amplifier and the bandpass amplifier are stagger-tuned to provide a combined typical bandpass of 3.08 to 4.08 MHz. The burst separator amplifier injects the burst signal into the 3.58 MHz oscillator. The oscillator amplitude is dependent on the terminal No. 9 impedance to ground and is also responsive to the burst signal amplitude at terminal No. 11. The ACC detector and killer detector sense the burst level or absence of burst, respectively, by monitoring the oscillators response to the burst injection level. The thresholds for the ACC and killer are independently adjusted by resistors R2 and R1 at terminals No. 9 and No. 4, respectively. The chroma output is at terminal No. 14 and the oscillator output is at terminal No. 8. Terminal No. 6 is a zener diode for use as a regulated voltage reference at 11.9 volts. When the zener reference element is not used, the power supply voltage should be maintained at 11.2 ± 0.5 volts.

**MAXIMUM RATINGS, Absolute-Maximum Values at T<sub>A</sub> = 25°C**

Supply Voltages and Currents (see charts below)

**Device Dissipation:**

Up to T<sub>A</sub> = 70°C . . . . . 600 mW  
 Above T<sub>A</sub> = 70°C . . . . . derate linearly 7.7 mW/°C

**Ambient Temperature Range:**

Operating . . . . . -40 to +85 °C  
 Storage . . . . . -65 to +150 °C

**Lead Temperature (During soldering for**

10s max. at not less than 1/32" from package) . . . +265 °C

**Voltage with respect to Terminal No. 5.**

Terminal No.	V <sub>min.</sub> (volts)	V <sub>max.</sub> (volts)
6	See Note N1	
7	—	—
8	—	—
9	—	—
10	-5.0	N2
11	0.0	18.0
12	0.0	12.0
13	0.0	15.0
14	—	—
15	0.0	N2
16	0.0	15.0
1	-5.0	5.0
2	—	—
3	—	—
4	—	—

**Current**

Terminal No.	I <sub>I</sub> mA	I <sub>O</sub> mA
6	20	0.1
7	5	0.1
8	1	2
9	0.1	2
10	1	0.1
11	10	1
12	50	1
13	10	1
14	0.1	6
15	3	1
16	6	1
1	1	0.1
2	0.1	2
3	0.1	20
4	1	1

N1 Terminal No. 6 is connected to a zener reference element, that, if used, should be biased by a positive voltage through a resistor that limits the current to a value which is less than the maximum current rating of terminal No. 6.

N2 The upper voltage limit cannot exceed the power supply input voltage at terminal 12.



ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  and  $V^+ = 11.2\text{ V}$

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	TEST FIG. AND CURVES
			MIN.	TYP.	MAX.		
<b>Static Characteristics</b>							
<b>Voltages:</b>							
ACC Reference	$V_2$		—	0.5	—	V	4
Burst-Chroma Ampl. Bias Current Term.	$V_3$		—	2.9	—		
Killer Reference	$V_4$		—	1.0	—		
Zener Reg. Reference	$V_6$		10.6	11.9	12.6		
Oscillator Input	$V_7$		—	1.4	—		
Oscillator Output	$V_8$		—	2.35	—		
Balance (ACC Control)	$V_9$		—	1.65	—		
Chroma Output	$V_{14}$		—	4.6	—		
<b>Currents:</b>							
Total Supply	$I_5$		14	24	33	mA	
Burst Separator Output	$I_{11}$	$S_1$ Closed	—	6.5	—		
Band-Pass Ampl. Output	$I_{13}$		—	4.8	—		
Chroma Ampl. Output	$I_{16}$		—	1.27	—		
<b>Dynamic Characteristics</b>							
Oscillator Output	$v_8$	$v_1 = 0\text{ V}_{p-p}$ $v_1 = 1.25\text{ V}_{p-p}$	0.8 —	1.2 2.5	— 3.5	$v_{p-p}$	6
Chroma Output:	$v_{14}$	100%	—	—	—	$v_{p-p}$	6, 5
Killed		$v_1 = 1.25\text{ V}_{p-p}$ $v_1 = 0.025\text{ V}_{p-p}$					
ACC Detector Output	$v_2$	$v_1 = 1.25\text{ V}_{p-p}$	—	0.9	—	V	6
Small-Signal Input Resistance (Term. No.1)	$r_i$		—	50	—	$k\Omega$	—
Small-Signal Input Capacitance (Term. No.1)	$c_i$		—	2.4	—	pF	
Small-Signal Output Impedance (Term. No.14)	$r_o$		—	250	—	$\Omega$	




Fig. 3 - CA3066 schematic diagram.




Fig. 4 - Static characteristics test circuit.




Fig. 5 - Typical ACC characteristic of chroma output vs chroma input.




Fig. 6 - Dynamic characteristics test circuit.

### DYNAMIC CHARACTERISTICS TEST PROCEDURE


Steps 1, 2, and 3 are performed with no Chroma input ( $v_1 = 0$ )

1. Adjust ACC potentiometer for  $V_2 = +0.65V$ .
2. Adjust Killer potentiometer for  $V_4 = +1.2V$ .
3. Adjust capacitor  $C_x$  (crystal trimmer) so that frequency of oscillator is 3.579545 MHz.
4. Unless otherwise noted, the chroma gain control is at maximum gain (fully clockwise).
5. The chroma input test signal is a 52.5  $\mu s$  "line" at subcarrier frequency, and 10 cycles of burst at 46.5%

of the "line" amplitude. The chroma input ( $v_1$ ) is in peak-to-peak volts of "line" amplitude.

6. The chroma output ( $v_{14}$ ) is the same as the chroma input ( $v_1$ ) except that the burst is removed and keying overshoot occurs in the retrace period. The chroma output is in peak-to-peak volts of "line" amplitude.
7. The oscillator output ( $v_8$ ) is the CW output at terminal No. 8 and is in peak-to-peak volts. Some modulation of oscillation dampening between burst injection is visible.

# CA3067 Chroma Demodulator



ALL RESISTANCE VALUES ARE IN OHMS  
UNLESS OTHERWISE INDICATED, ALL CAPACITANCE VALUES  
LESS THAN 1.0 ARE IN MICROFARADS  
1.0 OR GREATER ARE IN PICOFARADS

92CM-17046R1

Fig. 7 - Functional diagram of CA3067.

The CA3067 contains the separate functional systems of a dc tint control and a demodulator. The phase shift of the tint amplifier system is accomplished by functional control of the fixed phase signal from the CA3066 oscillator output. This regenerated reference subcarrier is applied to terminal No. 3 and driven differentially into phase shift circuits. The tint adjustment controls the vector addition of phase shifted signals after which a limiting amplifier removes any remaining amplitude modulation. The output of the tint amplifier at terminal No. 1 is phase separated for the required reference subcarrier phase at terminal No. 6 and No. 12 (terminal No. 12 lags terminal No. 6 by approximately  $76^\circ$ ). These terminals are inputs to the demodulator drive amplifiers. The demodulators consist of two sets of balanced detectors which receive their reference subcarrier from the

demodulator drive amplifiers. The chroma signal input from the CA3066 is applied to terminal No. 14. The chroma signal differentially drives the demodulators. The demodulation components are matrixed and dc-shifted in voltage to meet the low-impedance driving source requirements of the high-level color output amplifiers. A special feature of the CA3067 is R-C filtering of high frequency demodulation components. Terminal No. 4 is a zener diode for use as a regulated voltage reference at 11.9V. When the zener reference element is not used, the power supply should be maintained at  $+11.2 \pm 0.5$  volts.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^{\circ}C$**

Supply Voltages and Currents (see charts below)  
 Device Dissipation:

Up to  $T_A = 70^{\circ}C$  . . . . . 600 mW  
 Above  $T_A = 70^{\circ}C$  . . . . . derate linearly 7.7 mW/ $^{\circ}C$

Ambient Temperature Range:

Operating . . . . .  $-40$  to  $+85^{\circ}C$   
 Storage . . . . .  $-65$  to  $+150^{\circ}C$

Lead Temperature (During soldering for 10s max. at not less than 1/32" from package) . . . +265  $^{\circ}C$


- N1 Terminal No. 4 is connected to a zener reference element, that, if used, should be biased by a positive voltage through a resistor that limits the current to a value which is less than the maximum current rating of terminal No. 4.
- N2 The upper voltage limit cannot exceed the power supply input voltage at terminal 13.
- N3 Terminal No. 16 should be bypassed for normal operation.

**Voltage with respect to Terminal No. 5**

Terminal No.	V <sub>min.</sub> (volts)	V <sub>max.</sub> (volts)
6	0	N2
7	0	N2
8	0	N2
9	0	N2
10	0	N2
11	0	N2
12	0	N2
13	0	12
14	-3	N2
15	0	N2
16	N3	N3
1	0	15
2	0	N2
3	0	5
4	N1	

**Current**

Terminal No.	I <sub>j</sub> (mA)	I <sub>o</sub> (mA)
6	3	3
7	3	3
8	20	20
9	20	20
10	20	20
11	3	3
12	3	3
13	50	1
14	1	0.1
15	6	2
16	N3	N3
1	3	3
2	3	0.1
3	3	3
4	20	0.1



NOTE: Q<sub>37</sub> THROUGH Q<sub>51</sub> ARE EMITTER FOLLOWERS

ALL RESISTANCE VALUES ARE IN OHMS  
 ALL CAPACITANCE VALUES ARE IN pF

92CL-17453

Fig. 8 - CA3067 schematic diagram.

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  and  $V^+ = 11.2\text{ V}$

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	TEST FIG. AND CURVES	
			MIN.	TYP.	MAX.			
<b>Static Characteristics</b>								
Voltages:								
Tint Control Input	$V_2$	$I_2 = 0.25\text{ mA}$	—	3.5	—	V	9	
Reference Subcarrier	$V_3$		—	2.1	—			
Zener Regulator Ref.	$V_4$		10.6	11.9	12.6			
B-Y, R-Y Oscillator Ref. Inputs	$V_6, V_{12}$		—	5.7	—			
Balance (B-Y, R-Y)	$V_7, V_{11}$		—	5.0	—			
B-Y, G-Y, R-Y Outputs	$V_8, 9, 10$		4.2	5.0	5.8			9, 11, 12
Difference Outputs*	$\Delta V_8, \Delta V_9, \Delta V_{10}$		-0.3	—	0.3			9
Chroma Inputs	$V_{14}, V_{15}$		—	3.0	—			
Tint Ampl. Balance	$V_{16}$		—	4.7	—			
Currents:								
Tint Ampl. Output (min.)	$I_1$ (min.)	$V_{16} = 8\text{ V}$	0.16	0.37	—	mA		
Total Supply	$I_1 + I_{13}$		15	24	33			
<b>Dynamic Characteristics</b>								
Tint Amplifier Output								
Sensitivity	$V_1$	$V_3 = 7\text{ mV (RMS)}$	160	250	—	mV (RMS)	10	
Limiting Knee		$V_3 = 35\text{ mV (RMS)}$	—	300	—			
Limiting		$V_3 = 350\text{ mV (RMS)}$	—	—	380			
Tint Ampl. Phase Ref. <sup>▲</sup>	$\phi_6$	$V_3 = 70\text{ mV (RMS)}$	185	220	235	deg.		
Tint Ampl. Phase Shift <sup>‡</sup>	$\Delta\phi_6$	$V_3 = 70\text{ mV (RMS)}$	90	105	—	deg.		
Demodulated Chroma Output:								
R-Y	$V_{10}$	$V_3 = 70\text{ mV (RMS)}$ $V_{14} = 35\text{ mV (RMS)}$	150	250	—	V (RMS)		
Ratio of G-Y to R-Y	$V_9/V_{10}$		0.28	0.36	0.44			
Ratio of B-Y to R-Y	$V_8/V_{10}$		1.0	1.2	1.4			
Color Difference Output BW at 3.3 dB	BW <sub>Diff.</sub>		450	550	—	kHz		
Color Difference Outputs (max. input signals):								
R-Y	$v_{10}$	$V_3 = 70\text{ mV (RMS)}$ $V_{14} = 212\text{ mV (RMS)}$	—	3.0	—	$v_{p-p}$		
G-Y	$v_9$		—	1.1	—			
B-Y	$v_8$		—	3.6	—			
Small Signal Input Resistance								
Terminal No. 3	$r_i$		—	550	—	$\Omega$		
Terminal Nos. 6 & 12			—	22	—			
Small Signal Output Resistance								
Terminal Nos. 8, 9, & 10	$r_o$		—	5	—			

$$^*\Delta V_8 = V_8 - \left(\frac{V_8 + V_9 + V_{10}}{3}\right), \Delta V_9 = V_9 - \left(\frac{V_8 + V_9 + V_{10}}{3}\right), \Delta V_{10} = V_{10} - \left(\frac{V_8 + V_9 + V_{10}}{3}\right)$$

<sup>▲</sup> Terminal No. 3 is phase reference

<sup>‡</sup> read phase shift as tint control is varied





Fig. 9 - Static characteristics test circuit.

**DYNAMIC CHARACTERISTICS TEST PROCEDURE**

1. The reference subcarrier input ( $v_3$ ) is a 3.58 MHz CW signal from a  $50\Omega$  source.
2. The chroma input ( $v_{14}$ ) is a 3.53 MHz CW signal from a  $50\Omega$  source.
3. Phase and amplitude at terminal Nos. 1, 3, 6 and 12 are measured with a vector voltmeter (HP8405A or equivalent).
4. Signals at terminal Nos. 8, 9, and 10 are measured with an ac voltmeter (HP400F or equivalent) or an oscilloscope.
5. Unless otherwise noted the Tint control is at maximum resistance.



ALL RESISTANCE VALUES ARE IN OHMS  
UNLESS OTHERWISE INDICATED. ALL CAPACITANCE VALUES  
LESS THAN 1.0 ARE IN MICROFARADS  
1.0 OR GREATER ARE IN PICOFARADS

Fig. 10 - Dynamic characteristics test circuit.




Fig. 11 - DC voltage at color-difference outputs vs supply voltage.




Fig. 12 - Temperature drift of DC voltage at color-difference outputs.

# Application Information

## TYPICAL CHROMA SYSTEM UTILIZING THE CA3066 AND THE CA3067

### CA3066

A typical circuit using the CA3066 is shown in Fig. 13. This circuit is designed for a peak-to-peak chroma input level ( $v_1$ ) of 1.25 volts, a horizontal keying pulse amplitude ( $V_{10}$ ) of +8 peak volts, and a regulated supply voltage ( $V_{12}$ ) of +11.2 volts. The chroma signal should be derived from the 1st or 2<sup>nd</sup> video amplifier and the luminance should be filtered out before the signal is applied to the CA3066 chroma input at terminal No. 1. For proper switching, the horizontal keying pulse ( $V_{10}$ ) should be at least +7.5 peak volts but must not exceed the dc supply voltage level ( $V_{12}$ ) which should be maintained at the recommended value of +11.2V. The dc supply can be externally regulated or the regulation circuit shown in Fig. 13 may be used. An RCA 2N3053 (or equivalent) transistor in an emitter follower configuration is used as a basic regulator in the circuits shown in Figs. 13 or 17. The zener diodes (connected to terminal No. 6 in the CA3066 or terminal No. 4 in the CA3067) are intended as reference-voltage sources for this circuit and may be used separately.

If either the CA3066 or CA3067 can be separately removed from the operating circuit, paralleling the zeners (to establish a regulator reference) is recommended to avoid excessive voltage on the remaining unit. For best voltage tracking and bias stability the zener diode reference element of the CA3066 should be used for the CA3066 supply voltage regulator circuit. The setup adjustments for the circuit of

Fig. 13 are the killer ( $R_1$ ), automatic chroma control ( $R_2$ ), and oscillator frequency ( $c_x$ ). The chroma gain control is a dc adjustment that controls the color drive level to the demodulator circuit and is normally a front panel adjustment. The killer and ACC adjustments are initial setup controls to optimize performance. The killer control ( $R_1$ ) setting adjusts the threshold level at which the chroma bandpass amplifier will be cutoff. This threshold level is normally set at +1.2 V at terminal No. 4. The ACC adjustment ( $R_2$ ) controls the oscillator loop gain and sets the ACC threshold level at which the chroma output signal ceases to increase linearly with increases in the chroma-input-signal level. When  $R_2$  is properly adjusted, the voltage at terminal No. 2 is +0.6 to +0.7 volts (normally set at +0.65 volts).

The  $L_1$  coil in Fig. 13 has two slugs, one for setting the frequency and another which serves as a Q "spoiler." In this way it is possible to control the tilt of the chroma bandpass frequency response and to compensate for overall-system phase errors. Coils  $L_1$  and  $L_2$  are single-tuned; the transformer  $T_1$  is fix-tuned. The secondary of  $T_1$  provides the reverse phase signal to neutralize the 3.58 MHz crystal and, with the series 12 pF capacitor, provides the correct compensation to terminal No. 7. An adjustable trimmer capacitor in series with the crystal is set for a free-running frequency of 3.579545 MHz  $\pm$ 10 Hz and will, for the typical circuit shown, stay within a nominal drift variation of 30 Hz during warm up.




Fig. 13 - CA3066 chroma amplifier-oscillator circuit.

92CM-17506

System performance curves for the CA3066 are shown in Fig. 14. The chroma and oscillator outputs and the killer and ACC reference voltage are plotted as a function of the input chroma signal. Because the killer threshold is a function of the killer reference voltage, a typical curve for the threshold variation is shown in Fig. 15. This curve was generated for

various settings of  $R_1$  (killer reference points) with no signal applied to terminal No. 1. At each setting a signal was applied and reduced in magnitude until the bandpass amplifier was cutoff by the killer amplifier. Oscilloscope photographs of the terminal voltage signals and frequency response curves are shown in Fig. 16.




Fig. 14 - Typical chroma system parameters vs NTSC chroma input signal for CA3066.






Fig. 15 - Typical killer threshold of chroma input vs killer reference voltage ( $V_4$ ) using NTSC signal.


Fig. 16 a thru 16 k



(a) Terminal No. 1.  
One horizontal line  
 $1.25 v_{p-p}$  of NTSC signal at chroma input ( $v_1 = 1.25 v_{p-p}$ ).




(b) Terminal No. 16.  
One horizontal line  
 $0.2 v_{p-p}$  of chroma amplifier output ( $v_1 = 1.25 v_{p-p}$ ).




(c) Terminal No. 13.  
One horizontal line  
 $1.0 v_{p-p}$  bandpass amplifier output ( $v_1 = 1.25 v_{p-p}$ ).







(d) Terminal No. 14.  
One horizontal line  
 $1.0 v_{p-p}$  of chroma output ( $v_1 = 1.25 v_{p-p}$ ).




(e) Terminal No. 11.  
One horizontal line  
 $2.3 v_{p-p}$  of separated burst ( $v_1 = 1.25 v_{p-p}$ ).




(f) Terminal No. 8.  
One horizontal line  
 $1.2 v_{p-p}$  of oscillator output with no input signal ( $v_1 = 0$ ).




(g) Terminal No. 8.  
One horizontal line  
 $2.5 v_{p-p}$  of oscillator output ( $v_1 = 1.25 v_{p-p}$ ).




(h) Terminal No. 16.  
Frequency response sweep  $0.5 \text{ MHz/horizontal division}$   
peak response at  $4.08 \text{ MHz}$  (Terminal No. 4 connected through  $24 \text{ k}\Omega$  to  $+11.2\text{V}$ ).



(i) Terminal No. 13.  
Frequency response sweep  $0.5 \text{ MHz/horizontal division}$   
(terminal No. 4 connected through  $24 \text{ k}\Omega$  to  $+11.2\text{V}$ ).



(j) Terminal No. 14.  
Frequency response sweep 0.5 MHz/horizontal division  
(terminal No. 4 connected through 24 kΩ to +11.2V).



(k) Terminal No. 11.  
Frequency response sweep 0.5 MHz/horizontal division  
Terminal No. 4 connected through 24 kΩ to +11.2V  
Terminal No. 7 connected through 4.7 kΩ to +11.2V  
Terminal No. 10 connected through 10 kΩ to +11.2V

**CA3067**


The Tint Amplifier-Demodulator, CA3067 is shown in Fig. 17. The oscillator output from Terminal No. 8 of the CA3066 is buffer-connected through a 4.7 KΩ resistor to the reference subcarrier input, Terminal No. 3. The chroma output from the CA3066, available on Terminal No. 14, is connected through a series tuned circuit consisting of a 150 pF capacitor, a 560Ω resistor, and a 47 μH coil to terminal Nos. 14 and 15. Terminal Nos. 14 and 15 are biased through an interconnected choke network to provide a balanced bias to the chroma demodulator drivers Q13 and Q14. If desired, the phase polarity of the output of the CA3067 circuit can be reversed by reversing the input connections at terminal Nos. 14 and 15. The regulated 11.2 V dc supply voltage for the CA3067 is obtained from Terminal No. 12 of the CA3066.

In Table I the amplitude and phase values are given with the 0° phase reference at terminal No. 3 and the tint amplifier adjusted to a B-Y signal reference which can be recognized by the waveform on terminal No. 8. Typical terminal voltage values are given for the CA3066 and CA3067 in Table II.

**TABLE I – Typical Voltage and Phase Relationships for the CA3067 Tint-Control Amplifier.**

TERMINAL NO.	AC VOLTAGE-mv	PHASE ANGLE
3	70	0°
1	200	- 93°
6	1.5	- 67°
12	2.5	-143°

Reference Condition: Tint control centered on B-Y phase at terminal No. 8.



ALL RESISTORS IN OHMS  
ALL CAPACITORS, UNLESS OTHERWISE INDICATED, ARE IN μF

92CM-17507

Fig. 17 - CA3067 tint control-chroma demodulator circuit.


**TABLE II – Typical DC Terminal Voltages with no Input Signals for CA3066 and CA3067.**

TERMINAL NO.	DC VOLTS	
	CA3066	CA3067
1	1.75	11.2
2	0.68	3.5
3	2.8	2.1
4	1.25	11.9
5	0	0
6	11.9	5.7
7	1.4	5.0
8	2.2	5.0
9	1.9	5.0
10	0	5.0
11	11.2	5.0
12	11.2	5.7
13	11.2	11.2
14	4.6	3.0
15	4.4	3.0
16	11.2	4.8


The demodulation angles are determined by the phase of the reference subcarrier signals at terminal Nos. 6 and 12. These signals are amplified and applied to the demodulators such that their respective demodulated signals are present at terminal Nos. 8 and 10. The phase shift network from terminal No. 1 resolves the signal into two components that are phase separated by  $76^\circ$ . Relative to the terminal No. 6 phase, which is directly represented by the B-Y phase, the terminal No. 12 phase is shifted  $180^\circ$  and the demodulation

angle at terminal No. 10 is  $180^\circ$  minus  $76^\circ$  or typically  $104^\circ$ . While the output signals at terminals Nos. 8, 9, and 10 are given as B-Y, G-Y, and R-Y respectively, it is obvious that the phase angles as recognized by the waveforms in the oscilloscope photographs of Fig. 18 are not precisely the NTSC standard representation of color difference signals. The latest developments in color TV picture tubes, such as the 18VANP22, require some phase shift for color correction.


Fig. 18 a thru 18 e.




(a) Terminal No. 14.  
One horizontal line  
 $0.2 v_{p-p}$  chroma input to demodulator.




(b) Terminal No. 3.  
One horizontal line  
 $0.25 v_{p-p}$  oscillator injection input to tint control amplifier.



(c) Terminal No. 8.  
One horizontal line  
 $1.0 v_{p-p}$  at B-Y output.



(d) Terminal No. 10.  
One horizontal line  
 $1.2 v_{p-p}$  at R-Y output.



(e) Terminal No. 9.  
One horizontal line  
 $0.4 v_{p-p}$  at G-Y output.

The tint amplifier of the CA3067 is unique in that all phase shift requirements are satisfied by dc bias control to terminal No. 2. Resistor R1 and capacitor C1 of Fig. 8 provide the basic requirements for a phase shifting of the tint-controlled signal. The reference subcarrier signal at terminal No. 3 is separated  $180^\circ$  by the differential amplifier Q2 and Q3. The output of Q2 is shifted in phase by the R1, C1 time constant. The output of Q3 is directed to a recombination adder junction at the collector of Q4. The tint control determines the Q4 output signal by directing more or less signal to ac ground through diode, D2. The tint-controlled signal is then passed through an amplifier-limiter circuit to terminal No. 1.

The output amplifiers of the CA3067 are very-low-impedance followers that allow for direct coupling to high-level amplifiers. As shown in Figs. 11 and 12, the difference outputs vary linearly with voltage and temperature. Typically, the red and blue difference outputs have a 3-volt peak-to-peak maximum voltage-swing capability with a  $5\text{ k}\Omega$  load.

#### CA3072 Alternate Demodulator Circuit

The circuit shown in Fig. 19 represents an alternate tint amplifier circuit. This circuit provides greater

color-difference output levels than the CA3067. When the CA3072-2N3933 demodulator and tint amplifier circuit is used in conjunction with the CA3066, +24 volts should be used to provide the proper  $V^+$  for the CA3072. Both the 2N3053 and 2N3933 are typical of the type of transistors that may be used with the CA3066, CA3067, and CA3072 integrated circuits. For complete data information on the RCA types 2N3053, 2N3933, and CA3072, refer to their respective Technical Bulletins.

#### Construction Information

Fig. 20 is a photograph and template of a circuit board layout for the CA3066 and CA3067 combination. Particular information for most of the components is given in Figs. 13 and 17. Special attention must be given to bypassing at terminal Nos. 2 and 15 in the CA3066. Terminal No. 2 requires a high-Q capacitor ( $0.1\ \mu\text{F}$ ) in parallel with the  $100\ \mu\text{F}$  electrolytic bypass. Terminal No. 15 requires bypassing to the power supply lines for best results. To assure complete cutoff at the minimum chroma-gain-control setting, the power supply side of L2 must be well bypassed to ground, and preferably to a common ground point that also includes the  $1500\text{-ohm}$  resistor at terminal No. 14 and the CA3067 terminal No. 15 bypass.




Fig. 19 - CA3072 chroma demodulator with 2N3933 tint control amplifier circuit.




Fig. 20 a - Circuit board layout.






Fig. 20 b - Template for circuit board layout (full size).

DIMENSIONAL OUTLINE



Recommended Mounting-Hole Dimensions and Spacings.




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.



# Linear Integrated Circuits

Monolithic Silicon


## CA3070, CA3071 CA3072



### Television Chroma System

#### SYSTEM FEATURES

- |  |  |
|--|--|
| <p><b>CA3070</b></p> <ul style="list-style-type: none"> <li>■ Voltage Controlled Oscillator</li> <li>■ Keyed APC &amp; ACC Detectors</li> <li>■ DC Hue Control</li> <li>■ Shunt Regulator</li> </ul>   | <p><b>CA3071</b></p> <ul style="list-style-type: none"> <li>■ ACC Controlled Chroma Amplifier</li> <li>■ DC Chroma Gain Control</li> <li>■ Color Killer</li> <li>■ Amplifier Short-Circuit Protection</li> </ul> |
| <p><b>CA3072</b></p> <ul style="list-style-type: none"> <li>■ Synchronous Detector with Color Difference Matrix</li> <li>■ Emitter-Follower Output Amplifiers with Short-Circuit Protection</li> </ul> |  |



The RCA CA3070, CA3071, and CA3072 are monolithic silicon integrated circuits that constitute a complete chroma system for color television receivers. The CA3070 is a complete subcarrier regeneration system featuring a new concept of phase control applied to the oscillator circuit. The CA3071 is a chroma amplifier system and the CA3072 performs the demodulation function.

The CA3070 utilizes the 16-lead plastic dual-in-line package; the CA3071 and CA3072 are supplied 14-lead plastic dual-in-line packages.

Fig. 1 - Simplified block diagram of TV chroma system.

92CL-17574R1

# CA3070 Chroma Signal Processor




Fig. 2 — Functional diagram of RCA-CA3070.

The CA3070 is a complete subcarrier regeneration system with automatic phase control applied to the oscillator. An amplified chroma signal from the CA3071 is applied to terminals No. 13 and No. 14, which are the automatic phase control (APC) and the automatic chroma control (ACC) inputs. APC and ACC detection is keyed by the horizontal pulse which also inhibits the oscillator output amplifier during the burst interval.

The ACC system uses a synchronous detector to develop a correction voltage at the differential output terminal Nos. 15 & 16. This control signal is applied to the input terminal Nos. 1 & 14 of the CA3071. The APC system also uses a synchronous detector. The APC error voltage is internally coupled to the 3.58 MHz oscillator at balance; the phase of the signal at terminal No. 13 is in quadrature with the oscillator.

To accomplish phasing requirements, an RC phase shift network is used between the chroma input and terminal Nos. 13 and 14. The feedback loop of the oscillator is from terminal Nos. 7 and 8 back to No. 6. The same oscillator

signal is available at terminal Nos. 7 and 8, but the dc output of the APC detector controls the relative signal levels at terminal Nos. 7 or 8. Because the output at terminal No. 8 is shifted in phase compared to the output at terminal No. 7, which is applied directly to the crystal circuit, control of the relative amplitudes at terminal Nos. 7 and 8 alters the phase in the feedback loop, thereby changing the frequency of the crystal oscillator. Balance adjustments of dc offsets are provided to establish an initial no-signal offset control in the ACC output, and a no-signal, on-frequency adjustment through the APC detector-amplifier circuit which controls the oscillator frequency. The oscillator output stage is differentially controlled at terminal Nos. 2 and 3 by the hue control input to terminal No. 1. The hue phase shift is accomplished by the external R, L, and C components that couple the oscillator output to the demodulator input terminals. The CA3070 includes a shunt regulator to establish a 12-volt dc supply.



MAXIMUM RATINGS, Absolute Maximum-Values at  $T_A = 25^\circ C$

DC Supply Voltage and Current . . . . . See Charts Below

Device Dissipation:

Up to  $T_A = +70^\circ C$  . . . . . 530 mW

Above  $T_A = +70^\circ C$  . . . Derate Linearly at 6.7 mW/ $^\circ C$

Ambient Temperature Range:

Operating . . . . .  $-40$  to  $+85$   $^\circ C$

Storage . . . . .  $-65$  to  $+150$   $^\circ C$

Lead Temperature (During Soldering):

At distance 1/32 in. (3.17 mm) from seating plane  
for 10 s max. . . . .  $+265$   $^\circ C$

Maximum Voltage and Current Ratings at  $T_A = +25^\circ C$

Voltage <sup>▲</sup>			Current		
Terminal No.	Min. Volts	Max. Volts	Terminal No.	I <sub>I</sub> mA	I <sub>O</sub> mA
1	0	*	1	20	1
2	0	+16	2	—	—
3	0	+16	3	—	—
4	-5	N2	4	20	1
6	—	—	10	N3	1
7	—	—	11	—	—
8	—	—	12	—	—
10	0	N3	13	20	1
11	0	N1	14	20	1
12	0	N1			
13	0	N1			
14	0	N1			
15	0	+16			
16	0	+16			

- ▲ With respect to terminal No.5 and with terminal No. 10 connected through  $470\Omega$  to  $+24$  V.
- N1 Regulated voltage at terminal No. 10.
- N2 Controlled by max. input current.
- N3 Limited by dissipation.




Fig. 3 — Schematic diagram CA3070.

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$  and  $V^+ = +24\text{ V}$  unless otherwise specified

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS			UNITS	TEST CIRCUITS
			CA3070				
			MIN.	TYP.	MAX.		FIG.

Static Characteristics

Voltage:							
Hue Control	$V_1$	Switch in position 2	6.9	7.7	8.6	V	4c
Oscillator Input	$V_6$		—	2.8	—		4a
APC Input	$V_{13}$		—	6.5	—		
Regulator	$V_{10}$	$V^+ = 21\text{ V}$	11	12.3	13.5		
Regulator Change	$V_{10}$	$V^+ = 27\text{ V}$	-0.2	—	+0.2		
Horizontal Key Input	$V_4$	$I_4 = -10\ \mu\text{A}$	5	—	—		
Currents:							
Oscillator Output	$I_2$		—	5.8	—	mA	4c
APC Output	$I_{11}, I_{12}$		—	1.45	—		4b
ACC Output	$I_{15}, I_{16}$		—	1.45	—		

Dynamic Characteristics

Oscillator Outputs:							
Terminal No. 2	$V_2$	$S_1$ in position 1	0.75	1.0	—	$V_{p-p}$	5
Terminal No. 3	$V_3$	$S_1$ in position 2	0.75	1.0	—		
ACC Detected Output	$V_{16}-V_{15}$	$S_1$ in position 1	115	150	—	mV	5
Oscillator Pull-In Range	—		—	$\pm 400$	—	Hz	5





Fig. 4 — Static characteristics test circuits.



- NOTES:
1. ALL RESISTANCES IN OHMS.
  2. UNLESS OTHERWISE SPECIFIED ALL CAPACITANCES ARE IN MICROFARADS.
  3.  $v_2$  &  $v_3$  MEAS'D WITH LOW-CAPACITY SCOPE PROBE  $\leq 20$  pF.

92CM-17578RI


Fig. 5 - CA3070 Dynamic test circuit.

### Dynamic Test Initial Adjustments

1. APC ADJUST: With S2 in "OFF" position adjust the "APC ADJ" potentiometer to set oscillator frequency at 3.579545MHz  $\pm 25$  Hz. With S1 in position 1 measure frequency at terminal No. 2 output, using crystal probe shown in Fig. 6.
2. ACC ADJUST: With S2 in "OFF" position adjust "ACC ADJ" potentiometer to give an ACC output reading of  $0 \pm 2$  mV.

### Procedure to Pull-in Range Measurement

1. Set S1 in position 1 and connect the crystal probe to terminal No. 2.
2. Turn S2 to "OFF" and set "APC ADJ." arm to ground.
3. Turn S2 to "ON" and gradually adjust "APC ADJ" until oscillator "locks" as witnessed by a sharp increase in ACC output voltage between terminal Nos. 15 and 16.
4. Turn S2 to "OFF" and adjust capacitor Cp of crystal probe for maximum deflection on Ballantine Meter.
5. Switch Ballantine meter to "Amplifier" position and read oscillator frequency on counter.
6. Repeat steps 2 - 5 with "APC ADJ" arm set to terminal No. 10 instead of to ground.



92CS-17579

Fig. 6 - Crystal probe for frequency measurements.

# CA3071 Chroma Amplifier




Fig. 7 - Functional diagram of RCA-CA3071.

ALL RESISTANCE VALUES ARE IN OHMS  
UNLESS OTHERWISE INDICATED, ALL CAPACITANCE VALUES  
LESS THAN 1.0 ARE IN MICROFARADS  
1.0 OR GREATER ARE IN PICOFARADS

92CM-17044 RI

The CA3071 is a combined two-stage chroma amplifier and functional control circuit. The input signal is received from the video amplifier and applied to terminal No. 2 of the input amplifier stage. The first amplifier stage is part of the ACC system and is controlled by differential adjustment from the ACC input terminal Nos. 1 and 14. The output of the 1st amplifier is directed to terminal No. 6 from where the signal may be applied to the ACC detection system of the CA3070 or an equivalent circuit. The output at terminal No. 6 is also applied to terminal No. 7 which is the input to the 2nd amplifier stage. Another output of the 1st amplifier at terminal No. 13 is directed to the killer adjustment circuit.

The dc voltage level at terminal No. 13 rises as the ACC differential voltage decreases with a reduction in the burst amplitude. At a pre-set condition determined by the killer adjustment resistor the killer circuit is activated and causes the 2nd chroma amplifier stage to be cut off. The 2nd chroma amplifier stage is also gain controlled by the adjustment of dc voltage at terminal No. 10. The output of the 2nd chroma amplifier stage is available at terminal No. 9. The typical output termination circuit that is shown, provides differential chroma drive signal to the demodulator circuit. Both amplifier outputs utilize emitter-followers with short-circuit protection.

**MAXIMUM RATINGS, Absolute Maximum-Values at  $T_A = 25^\circ C$**

DC Supply Voltage (Terminal 8 to Terminal 4)	30	VDC
Device Dissipation:		
Up to $T_A = +70^\circ C$	530	mW
Above $T_A = +70^\circ C$	Derate Linearly at 6.7 mW/ $^\circ C$	
Ambient Temperature Range:		
Operating	-40 to +85	$^\circ C$
Storage	-65 to +150	$^\circ C$
Lead Temperature (During Soldering):		
At distance 1/32 in (3.17 mm) from seating plane for 10 s max.	+265	$^\circ C$

**Maximum Voltage and Current Ratings @  $T_A = +25^\circ C$**

Current			Voltage*		
Terminal No.	$I_I$ mA	$I_O$ mA	Terminal No.	MIN VOLTS	MAX VOLTS
1	5	1.0	1	-5	+15
2	5	1.0	2	-5	+5
3	10	10	3	0	+2
6	1.0	20	6	0	+24
7	5	1.0	7	-5	+5
9	1.0	20	8	0	+30
12	1.0	5	9	0	+24
14	5	1.0	10	0	+24
			11	0	+24
			12	0	+20
			13	0	+20
			14	-5	+15

\* With reference to terminal No. 4 and with +24 V on terminal No. 8 except for the rating given for terminal No. 8.






Fig. 10—Schematic diagram for CA3071.




Fig. 11 — CA3071 Wideband amplifier circuit.




Fig. 12 — Frequency response for wideband amplifier CA3071.




Fig. 13 — Typical CA3071 wideband amplifier linearity

# CA3072 Chroma Demodulator




Fig. 14 – Functional diagram of RCA-CA3072.

The CA3072 has two sets of synchronous detectors with matrix circuits to achieve the R-Y, G-Y, and B-Y color difference output signals. The chroma input signal is applied to terminal Nos. 3 and 4 while the oscillator injection signal is applied to terminal Nos. 6 and 7. The color difference signals, after matrix, have a fixed relationship of amplitude

and phase nominally equal dc voltage levels. The outputs of the CA3072 are suitable for driving high level color difference or R, G, B output amplifiers. Emitter-follower output stages used to drive the high level color amplifiers have short-circuit protection.

**MAXIMUM RATINGS, Absolute Maximum-Values at  $T_A = 25^\circ C$**

- DC Supply Voltage (Terminal 8 to Terminal 14)..... 27 V
- Reference Input Voltage..... 5 V<sub>p-p</sub>
- Chroma Input Voltage..... 5 V<sub>p-p</sub>
- Device Dissipation:
  - Up to  $T_A = +70^\circ C$ ..... 530 mW
  - Above  $T_A = +70^\circ C$ ..... Derate Linearly at 6.7 mW/ $^\circ C$
- Ambient Temperature Range:
  - Operating..... -40 to +85 $^\circ C$
  - Storage..... -65 to +150 $^\circ C$
- Lead Temperature (During Soldering):
  - At distance 1/32 in (3.17 mm) from seating plane for 10 s max..... +265 $^\circ C$




Fig. 15 – Static characteristics test circuit—CA3072.

**Maximum Voltage and Current Ratings at  $T_A = +25^\circ C$**

Voltage*			Current		
Terminal No.	MIN VOLTS	MAX VOLTS	Terminal No.	I <sub>I</sub> mA	I <sub>O</sub> mA
3	0	+5	3	—	—
4	0	+5	4	—	—
6	0	+12	6	—	—
7	0	+12	7	—	—
8	0	+27	8	—	—
9	0	+20	9	1.0	20
11	0	+20	11	1.0	20
13	0	+20	13	1.0	20

\*With reference to terminal No. 14 and with the voltage between terminal No. 8 and terminal No. 14 at +24 V except as given in rating for terminal No. 8.





Fig. 16 – Dynamic characteristics test circuit for CA3072.

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$  and  $V^+ = +24\text{ V}$  unless otherwise specified**

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS CA3072			UNITS	TEST CIRCUITS FIG.
			MIN.	TYP.	MAX.		
<b>Static Characteristics</b>							
Supply Current With Output Loads	$I_T$	$S_1$ Closed	16.5	—	26.5	mA	15
With No Output Loads		$S_1$ Open	—	9	—		
G-Y, R-Y, B-Y Outputs	$V_9, V_{11}, V_{13}$	$S_1$ Closed	13.2	14.7	15.8	V	
Chroma Inputs	$V_3, V_4$	$S_1$ Open	—	3.3	—		
Reference Subcarrier	$V_6, V_7$	$S_1$ Open	—	6.2	—		
<b>Dynamic Characteristics</b>							
Demodulator Unbalance	$v_9, v_{11}, v_{13}$	$V_3 = V_4 = 0$	—	—	0.8	V <sub>p-p</sub>	16
Maximum Color Difference Output Voltage	$v_{13}$	$V_3 = V_4 = 0.6\text{ V}_{p-p}$	8.0	—	—	V <sub>p-p</sub>	
	$v_{11}$		5.5	—	—		
	$v_9$		1.2	—	—		
Chroma Input Sensitivity	$v_3$	Adjust $e_c$ for 5.0 V <sub>p-p</sub> @ term No. 13 (B-Y)	—	0.2	0.35	V <sub>p-p</sub>	
Relative R-Y Output	$v_{11}$		3.5	—	4.2		
Relative G-Y Output	$v_9$		0.75	—	1.25		
$V_{DC}$ Difference Between any two Output Terminals	$ V_9  -  V_{11} $ $ V_9  -  V_{13} $ $ V_{11}  -  V_{13} $	$e_c = 0$	—	—	0.6	V	
Input Impedance Reference Subcarrier Inputs	$r_{i6, 7}$		—	1.7	—	k $\Omega$	
	$c_{i6, 7}$		—	6	—	pF	
Input Impedance at Chroma Inputs	$r_{i3, 4}$		—	0.95	—	k $\Omega$	
	$c_{i3, 4}$		—	6	—	pF	
Output Resistance	$r_{o9, r_{o11}, r_{o13}}$		—	180	—	$\Omega$	



92CL-17455R1

Fig.17—Schematic diagram for CA3072.



# Application Information

## TYPICAL APPLICATION CIRCUIT FOR THE CHROMA SYSTEM

The circuit of Fig. 18 is a complete signal processing system for color TV. The RCA types CA3070, CA3071 and CA3072 monolithic integrated circuits are respectively used as the subcarrier regenerator, chroma amplifier, and chroma demodulator.

The input to the system is the chroma signal which may be taken from the first or second video stage and is coupled into the CA3071 chroma amplifier through a bandpass filter. The outputs from the system are the color difference signals which are intended to drive high level amplifiers. Luminance mixing may be external to the picture tube or, the difference signals may be amplified and applied to the picture tube grid or cathode, where they are internally mixed with the luminance signal.

Other input requirements to the system are the power supply voltage of +24 volts and the horizontal keying pulse. The power supply voltage should be maintained within  $\pm 3$  volts of the recommended value of +24 volts. The total current for the system is approximately 70 milliamperes. The horizontal keying pulse input to the subcarrier regenerator is approximately +4 volts peak and centered on the burst as seen at terminal Nos. 13 and 14 of the CA3070. The pulse width should be maintained as close as possible to the recommended value of 4.5 microseconds.

### CA3070 Circuit Operation

The CA3070 circuit as shown in Fig. 3, consists of an oscillator, automatic phase control (APC) detector, automatic chroma control (ACC) detector, gated oscillator output amplifier and a shunt regulator. The shunt regulator provides the necessary bias stability for the 3.579545 MHz oscillator, as well as the bias to all functions of the CA3070 circuit. The regulation voltage is nominally +12 volts as measured at terminal No. 10.




Fig. 18 - Typical chroma system for color-TV receivers utilizing RCA-CA3070, CA3071, and CA3072.

The APC and ACC detectors are synchronous detectors which are keyed by the horizontal input pulse. This form of detection eliminates the need for a burst separator as an individual amplifier stage. When a positive pulse is present at terminal No. 4, the oscillator output is cutoff and the oscillator drive signal is diverted to the APC and ACC detectors. Referring to Fig. 3, the APC detector ( $Q_9$  &  $Q_{10}$ ) and the ACC detector ( $Q_5$  &  $Q_6$ ) are emitter driven from the oscillator transistor ( $Q_{17}$ ), when the oscillator output amplifier transistors ( $Q_2$  &  $Q_3$ ) are cutoff. The chroma signal is applied to terminal Nos. 13 and 14. There is oscillator current drive to the APC and ACC detectors during the keying interval; burst separation is effectively accomplished by the gating action of the detectors. A further advantage of the keying action is the high gain made possible as a result of the low average current flow of the APC and ACC detectors. High resistor values of 62 kilohms at the detector output terminals provide proper detector bias consistent with the duty factor of the keying pulse. For a wider keying pulse, it is necessary that smaller values of detector load resistors be used.

In the absence of the keying pulse (line period), the resistor,  $R_{20}$ , biases the oscillator's output amplifier transistors ( $Q_2$  &  $Q_3$ ) on by keeping their emitters at a higher potential than the base bias voltages of  $Q_5$ ,  $Q_6$ ,  $Q_9$ , and  $Q_{10}$ . The 3.58 MHz signal is now present at terminal Nos. 2 & 3. Photographs of oscilloscope traces for one line period at the terminal Nos. 1, 2, and 3 are shown in Fig. 19. The effect of the keying pulse is shown in Fig. 19a, and the cutoff of the oscillator output amplifier is shown in Fig. 19b and 19c.

The oscillator section of the CA3070 consists of the loop formed by  $Q_{18}$  and the emitter driven differential pair,  $Q_{13}$  &  $Q_{14}$ . The signal output from terminal Nos. 7 & 8 is coupled through the series tuned crystal circuit back through terminal No. 6 to  $Q_{16}$  &  $Q_{17}$ . The collector of  $Q_{17}$  drives the oscillator output amplifier and the APC & ACC detectors.  $Q_{17}$  is emitter coupled to transistor  $Q_{18}$ . The oscillator frequency and phase control is accomplished by the differential drive from the APC detector to transistors  $Q_{12}$  &  $Q_{15}$  which control the balance of  $Q_{13}$  &  $Q_{14}$ . The resulting phase of the feedback loop is determined by the relative amplitudes of the oscillator output signal at terminal Nos. 7 and 8. The 65 pF capacitor between terminal No. 7 and 8 provides the phase shifting component as the balance of  $Q_{13}$  and  $Q_{14}$  is varied. In this way the APC detector controls the crystal frequency at which the phase shift is cancelled in the feedback loop.

The controls for the CA3070 subcarrier regenerator circuit are the APC balance, the ACC balance, and the hue control. The hue control is a dc balance adjustment of the oscillator output amplifier transistors  $Q_2$  &  $Q_3$ . A phase delay network between the output terminals Nos. 2 & 3 determines the range of the hue control, which for the value shown in Fig. 18, is approximately  $90^\circ$ .

The ACC adjustment sets the initial balance of the ACC drive to the input of the CA3071 in Fig. 18 (terminal Nos. 1 and




Fig. 19(a) - CA3070 terminal No. 1  
7.5 V oscillator "gate off" pulse.




Fig. 19(b) - CA3070 terminal No. 2, 3.5  $V_{p-p}$  oscillator  
output; one horizontal line, (gated off during burst).




Fig. 19(c) - CA3070 terminal No. 3, 2.0  $V_{p-p}$  oscillator  
output; one horizontal line, (gated off during burst).

14 of the CA3071). The APC is a frequency adjustment of the oscillator through the balance control of the APC detector.

As a setup adjustment, for both the ACC and APC, switch  $S_1$  is opened and  $S_2$  is closed. The chroma input to the system is removed and the dc voltage at terminal No. 6 of the CA3071 is noted. The switch  $S_2$  is then opened and the ACC adjusted to set the voltage at terminal No. 6 to that previously noted. Alternatively, the differential dc voltage at terminal Nos. 15 & 16 of the CA3070 may be set to 0 mV ( $\pm 2$  mV) when  $S_1$  and  $S_2$  are open, and the CA3071 is removed from the circuit.

With the chroma signal still removed, the APC adjustment sets the frequency of the oscillator to 3.579545 MHz. Due to the gated off interval, a counter will not accurately record the frequency at the oscillator output amplifier terminals. Two simple and accurate methods are as follows: (1) a buffered crystal filter circuit, connected to the oscillator output amplifier terminals will continue to ring and fill the gated off window providing the proper interface to a counter; (2) the other method involves monitoring the demodulated output at the color difference output terminals

of the CA3072. A zero beat signal, at the color difference outputs may be seen on an oscilloscope.

When these adjustments are made, similar oscilloscope traces should be seen as shown in Fig. 20.




Fig. 20(a) - CA3070 terminal No. 6, oscillator waveform  $1.1 V_{p-p}$   $3.58$  MHz.




Fig. 20(b) - CA3070 terminal No. 7, oscillator waveform  $1.4 V_{p-p}$   $3.58$  MHz.




Fig. 20(c) - CA3070 terminal No. 8, oscillator waveform  $1.6 V_{p-p}$   $3.58$  MHz.

### CA3071 CIRCUIT OPERATION

The CA3071 is the basic amplifier and control circuit of the chroma system. It contains the gain control functions of the ACC loop, the color killer, and the dc chroma gain control. The CA3071 is a wide band amplifier having two stages of voltage gain. Curves of frequency-response and linearity are shown in Figs. 12 & 13 for the wideband circuits shown in Fig. 11. This is the same basic amplifier as the one in the system shown in Fig. 18 except for the omission of the tuned circuits and the ACC loop connection. The amplifiers have bandwidths of greater than  $10$  MHz. and are usable well beyond  $30$  MHz. The signal swing of the wide band amplifier is in excess of  $5 V_{p-p}$ , even with the typical load coupling as shown in Fig. 18. Fig. 21 (a, b and c) show the oscilloscope traces for an NTSC signal at the chroma input. The overall frequency-response curves are shown in Fig. 22.

CA3071 operation is as follows (Refer to Figs. 10 & 18). The input chroma signal is applied to terminal No. 2. This signal is amplified in a cascode differential circuit from Q<sub>10</sub> to Q<sub>12</sub>




Fig. 21(a) - CA3071 chroma input  $1.25 V_{p-p}$ ; one horizontal line of NTSC input signal.




Fig. 21(b) - CA3071 terminal No. 6, amplifier No. 1 chroma output  $2.3 V_{p-p}$ ; one horizontal line for  $1.25 V_{p-p}$  chroma input




Fig. 21(c) - CA3071 terminal No. 9, amplifier No. 2 chroma output  $5.5 V_{p-p}$ ; one horizontal line for  $1.25 V_{p-p}$  chroma input




Fig. 22(a) - Frequency response sweep curve between terminal Nos. 2 & 6 for CA3071.  $f = 250$  KHz/div.




Fig. 22(b) - Frequency response sweep curve between terminal No. 2 of CA3071 and terminal No. 3 of CA3072.  $f = 250$  KHz/div.

and the output is an emitter follower, Q<sub>14</sub> (Terminal No. 6.) The signal is divided in the Q<sub>9</sub> & Q<sub>12</sub> differential amplifier, depending on the applied ACC error signal amplitude at terminal Nos. 1 & 14. The ACC error signal is derived from terminal Nos. 15 & 16 of the CA3070 and after filtering, is applied to terminal Nos. 1 & 14 of the CA3071.

At low signal drive, the 390 kilohm resistor at switch S1 (normally closed) unbalances the differential amplifier for high signal gain through Q<sub>12</sub>. As the burst level at the chroma input increases, the ACC drive changes differentially in a positive direction at terminal No. 14 and a negative direction at terminal No. 14 and a negative direction at terminal No. 1. At strong signal levels the gain is reduced by diverting the balance of ac current in the differential amplifier from Q<sub>12</sub> to Q<sub>9</sub>, which is shunted to ac ground at terminal Nos. 12 and 13. The ACC loop is completed through the chroma signal at terminal No. 6 of the CA3071 to terminal No. 14 (input) of the CA3070. A typical ACC characteristic is shown in Fig. 23.

The chroma signal is buffer connected from terminal No. 6 to terminal No. 7 of the CA3071 and is amplified in the 2nd




Fig. 23 - Typical ACC characteristics for chroma system of Fig. 18

stage of voltage gain. Both the color killer adjustment and the dc chroma gain control are applied to the 2nd stage to control the chroma output at terminal No. 9. The color killer section of the CA3071 is a Schmitt trigger & amplifier circuit consisting of transistors Q<sub>1</sub>, Q<sub>2</sub> and Q<sub>3</sub>. Under maximum chroma output conditions, the diode D<sub>2</sub> is reversed biased, and the signal path is through Q<sub>15</sub>, Q<sub>4</sub> and Q<sub>5</sub> to terminal No. 9. When the color killer circuit is actuated, or the chroma gain control is adjusted to a higher positive voltage at terminal No. 10, the anode voltage of diode D<sub>2</sub> is increased to draw current from the signal path at the emitter of Q<sub>4</sub>. This decreases the chroma gain as the potential at terminal No. 10 is increased. When the potential at terminal No. 10 is the same as terminal No. 8, the chroma output at terminal 9 is cutoff.

The color killer circuit provides an abrupt voltage swing at the anode of D<sub>2</sub> to cutoff the chroma output when the Schmitt trigger circuit is forward biased at terminal No. 13. In the circuit of Fig. 18, the color killer adjustment is a resistance divider circuit which establishes the threshold of burst level at which the killer operates the chroma amplifier.

#### CA3072 CIRCUIT OPERATION

The CA3072 is a chroma demodulator having full color difference signal demodulation capability. The chroma signal is applied to terminal Nos. 3 & 4 and the reference subcarrier signal is applied to terminals Nos. 6 & 7 of the CA3072. The output color difference signals are B-Y at terminal No. 13, R-Y at terminal No. 11, and G-Y at terminal No. 9. The typical level of differential chroma drive required at terminal Nos. 3 & 4 is 400 mV<sub>p-p</sub>. The amplitude of chroma at terminal No. 6 & 7 is approximately 1.0 volt at 104° relative phase difference which results in a B-Y output amplitude of 5V<sub>p-p</sub>. The voltages of the R-Y & G-Y outputs are at 3.8 and 1.0 V<sub>p-p</sub> respectively, when there is 5V<sub>p-p</sub> output at B-Y. These comparative signals are based upon a complete phase rotation of the chroma relative to the subcarrier signal reference. The relative demodulation phase and amplitude ratios of the Fig. 18 circuit are shown in the oscilloscope trace photographs of Fig. 24. Using the hue control setting for B-Y phase at the B-Y output, the G-Y color-difference signal is approximately -104° and the R-Y color-difference signal is approximately +106°. Since the amplitude ratios are a function of the applied signal phase relationship, the NTSC color difference output signals are shown here primarily for phase reference conditions.




Fig. 24(a) - CA3072 - terminal No. 3 or 4, chroma input signal, 220 mV<sub>p-p</sub>, one horizontal line




Fig. 24(b) - CA3072 - terminal No. 6 or 7, reference subcarrier 1.2 V<sub>p-p</sub>, one horizontal line




Fig. 24(c) - CA3072 terminal No. 13, 4.8 v<sub>p-p</sub> B-Y output, one horizontal line




Fig. 24(e) - CA3072 - terminal No. 11, 5.2 v<sub>p-p</sub> R-Y output, one horizontal line



Fig. 24(d) - CA3072 - terminal No. 9, 1.2 v<sub>p-p</sub> G-Y output, one horizontal line

### CHROMA SYSTEM CONSTRUCTION

Fig. 25 shows the complete CA3070, CA3071 and CA3072 chroma system in the Fig. 18 circuit. Table I lists the dc terminal voltages for the system. The chroma gain and hue controls, as well as the switches S1 and S2 are removed. The template circuit board layout is also shown for duplication purposes. It should be noted that a few component values are modified in Fig. 18 from the dynamic circuit values of the data sheet. These are necessary for system matching and overall filter requirements.





Fig. 25 (a) - Circuit layout and template (printed circuit board) for TV chroma system CA3070, CA3071, and CA3072.




(b) - Printed circuit board template (same size).

**TABLE 1 TYPICAL CHROMA SYSTEM TERMINAL  
DC VOLTAGES (NO SIGNAL INPUT)**

TERMINAL No.	DC VOLTS		
	CA3070	CA3071	CA3072
1	7.6	7.3	—
2	11.5	1.7	—
3	11.5	—	3.3
4	-1.7	0	3.3
5	0	—	—
6	2.8	11.4	5.9
7	11.2	1.4	5.9
8	11.2	23.0	24.0
9	—	VARIABLE	14.7
10	12.0	VARIABLE	—
11	7.8	VARIABLE	14.7
12	7.8	15.0	—
13	6.7	VARIABLE	14.7
14	6.7	7.1	0
15	7.3	—	—
16	7.1	—	—

**DIMENSIONAL OUTLINES**

**DUAL-IN-LINE PLASTIC PACKAGE**



**14-LEAD DUAL-IN-LINE PLASTIC PACKAGE  
JEDEC MO-001-AB**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
O <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296RI

**NOTES:**

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

**16-LEAD DUAL-IN-LINE PLASTIC PACKAGE  
JEDEC MO-001-AC**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
O <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52


92CM-15967RI

**NOTES:**

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

**Preliminary Data**

**CA3126Q**



**TV Chroma Processor**

*Features:*

- Phase-locked subcarrier regeneration utilizes sample-and-hold techniques in the automatic frequency-phase control (AFPC) servo loop
- Automatic chrominance control (ACC)/killer detector employs sample-and-hold techniques
- Supplementary ACC with an overload detector to prevent oversaturation of the picture tube
- Sinusoidal subcarrier output
- Keyed chroma output
- Emitter-follower buffered outputs for low output impedance
- Linear dc saturation control
- Internal zener-regulated reference potentials

RCA-CA3126Q\* is a monolithic silicon integrated circuit designed primarily for chroma processing applications in color TV receivers. It is compatible with the CA3067 chroma demodulator as well as other chroma demodulators.

- Only the initial crystal filter tuning is required. . . no killer and ACC adjustments required at any time
- Few external components required
- Compensation for temperature and supply variations
- All terminals protected against short circuits

\* Formerly Dev. No. TA6319.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

**DEVICE DISSIPATION:**

Up to $T_A = 55^\circ\text{C}$ . . . . .	750	mW
Above $T_A = 55^\circ\text{C}$ . . . . .	derate linearly at 7.9 mW/ $^\circ\text{C}$	

DC SUPPLY VOLTAGE (BETWEEN TERMINALS 5 AND 12) . . . . . 13.2 V

DC CURRENT (TERMINAL 14) . . . . . 20 mA

**DC VOLTAGE (TERMINAL 9):**

Negative Rating . . . . .	-5	V
Positive Rating . . . . .	3	V

**AMBIENT TEMPERATURE RANGE:**

Operating . . . . .	-40 to +85	$^\circ\text{C}$
Storage . . . . .	-65 to +150	$^\circ\text{C}$

**LEAD TEMPERATURE (DURING SOLDERING):**

At a distance not less than 1/32" (0.79 mm) from case for 10 seconds max. . . . .	+265	$^\circ\text{C}$
--	------	------------------

**TYPICAL STATIC CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$ :**

DC SUPPLY VOLTAGE (BETWEEN TERMINALS 5 AND 14)  
With DC Current (Terminal 14) = 1 mA . . . . . 11.9 V

DC SUPPLY VOLTAGE (BETWEEN TERMINALS 5 AND 12)  
With External Pass Transistor (See Fig. 1) . . . . . 11.2 V

DC CURRENT (TERMINAL 12) . . . . . 25 mA

**TYPICAL DYNAMIC CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$  with a Burst-to-Chroma Rate of 46.5%:**

100% CHROMA OUTPUT VOLTAGE AT  $V_{IN} = 0.5 \text{ V}$  . . . . . 2.7  $V_{p-p}$

OSCILLATOR-LEVEL OUTPUT VOLTAGE . . . . . 1  $V_{p-p}$

KILLER THRESHOLD INPUT VOLTAGE . . . . . 0.025  $V_{p-p}$

PULL-IN FREQUENCY . . . . . 500 Hz






Fig. 1—Block diagram of CA3126Q TV Chroma Processor.

DIMENSIONAL OUTLINE

16-Lead Quad-in-Line Plastic Package



Recommended Mounting-Hole Dimensions and Spacings



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices", Form No. 1CE-402, available on request from RCA Solid State Division, Box 3200, Somerville, N.J. 08876.






# Linear Integrated Circuits

Monolithic Silicon

## CA3121E



### TV Chroma Amplifier/Demodulator

Provides Complete System for Processing Chroma When Used with RCA-CA3070

#### Features

- Excellent linearity in dc chroma gain-controlled circuit
- Improved filtering reduced 7.2 MHz output from the color demodulators
- Current limiting for short-circuit protection
- Good tolerance to B+ supply variations
- Good temperature coefficient stability

RCA-CA3121E is a monolithic silicon integrated circuit chroma amplifier/demodulator with ACC and killer control for color-TV receivers. It is designed to function compatibly with the CA3070 in a two package chroma system. Figs. 3 and 4 show a functional block diagram and the outboard circuitry of a typical two-package chroma system incorporating the CA3121E and CA3070, respectively.

The CA3121E is supplied in a 16-lead dual-in-line plastic package.

#### MAXIMUM RATINGS at $T_A = 25^\circ C$

Supply Voltage	30 V
Device Dissipation:	
Up to $T_A = 55^\circ C$	750 mW
Above $T_A = 55^\circ C$	derate linearly 7.9 mW/ $^\circ C$
Operating Temperature Range	-40 to +85 $^\circ C$
Lead Temperature (During Soldering)	
At distance 1/16" $\pm$ 1/32" (1.59 $\pm$ 0.79 mm)	
from case for 10 s max.	+265 $^\circ C$




Fig. 1 - Functional block diagram of the CA3121E.

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  and Referenced to Test Circuit I (Fig. 8)

CHARACTERISTIC	TERMINAL MEASURED AND SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			Min.	Typ.	Max.	
Supply Current	$I_T$	—	—	40	44	mA
Input Sensitivity	$V_2$	Vary $E_g$ ; set $V_4$ for 55 mV RMS	6	10	15	mV RMS
Second-Stage Sensitivity	$V_4$	Vary $E_g$ ; set $V_{11}$ for 2 V RMS	25	55	100	mV RMS
Output Voltage (Killer off)	$V_{11}$	Switch Position: S1=2, S2=2, S3=2 Adjust killer potentiometer until output drops	—	—	70	mV RMS
Demodulator Characteristics:						
Output Voltages	$V_9, V_{10}, V_{11}$		13	14.3	15.6	V
DC Output Balance (Between any 2 outputs)	—	—	-0.6	—	+0.6	V
Unbalance	$V_9, V_{10}, V_{11}$	$E_g=0$ ; Switch Position: S1=1, S2=1, S3=1	—	—	0.8	V <sub>p-p</sub>
Relative Outputs—R-Y	$V_{10}$	Vary $E_g$ ; set $V_{11}$ for 2 V RMS	1.4	1.52	1.68	V RMS
G-Y	$V_9$		0.3	0.4	0.5	V RMS
Relative Phase—R-Y	$V_{10}$	Vary $E_g$ ; set $V_{11}$ for 2 V RMS; read phase of $V_{10}$ and $V_9$ with $V_{11}$ as reference	-101	-106	-111	degrees
G-Y	$V_9$		112	104	96	degrees
Max. Output Voltage	$V_{11}$	$E_g = 750$ mV	2.8	—	—	V RMS

## CIRCUIT OPERATION

The CA3121E consists of three basic circuit sections: (1) amplifier No. 1, (2) amplifier No. 2, and (3) demodulator. Amplifier No. 1 contains the circuitry for automatic chroma control (ACC) and color-killer sensing. The output of amplifier No. 1 (Terminal 3) is coupled to the Chroma Signal Processor (CA3070 or equivalent) for ACC and automatic phase control (APC) operation and to the input of amplifier No. 2 (Terminal 4) containing the chroma gain control circuitry. The signal from the color-killer circuit in amplifier No. 1 acts upon amplifier No. 2 to greatly reduce its gain.

The output from amplifier No. 2 (Terminal 14) is applied, through a filtering network, to the demodulator input

(Terminal 13). The demodulator also receives the R-Y and B-Y demodulation subcarrier signals (Terminals 7 and 8) from the oscillator output of the chroma signal processor. The R-Y and B-Y demodulators and the matrix network contained in the demodulator section of the CA3121E reconstruct the G-Y signal to achieve the R-Y, G-Y, and B-Y color difference signals. These high-level outputs signals with low impedance outputs are suitable for driving high-level R, G, B output amplifiers. Internal capacitors are included on each output to filter out unwanted harmonics. For additional operating information and signal waveforms, refer to Television Chroma System (utilizing RCA-CA3070, CA3071, CA3072), File No. 468.




Fig. 2 - Schematic diagram of the CA3121E.





Fig. 3 - Simplified functional diagram of a two-package TV chroma system utilizing the CA3121E and CA3070.



RESISTANCE VALUES ARE IN OHMS.  
 UNLESS OTHERWISE INDICATED, ALL CAPACITANCE  
 VALUES LESS THAN 1 ARE IN MICROFARADS,  
 1 OR GREATER ARE IN PICOFARADS.

92CL-22726

Fig. 4 - Outboard circuitry of a typical two-package chroma system for color-TV receivers utilizing the CA3121E and CA3070.




Fig. 5 — Typical ACC plot for the CA3121E when used with the CA3070.




Fig. 6 — Photograph of the component side of the circuit board (4 in. x 7 in.) of the two-package chroma system utilizing the CA3121E and CA3070.





Fig. 7 — Photograph of the foil side of the circuit board (4 in. x 7 in.) of the two-package chroma system utilizing the CA3121E and CA3070.



\* 30 pF & 3.9 kΩ VALUES MAY BE ADJUSTED TO GIVE THE DESIRED RESPONSE


T1: PRIMARY & SECONDARY WINDINGS = 75 μH, Q = 22, PRIMARY WINDING CENTER TAPPED

NOTE:  
 2.2-kΩ LOADS ONLY FOR TEST PURPOSE, 3.3-kΩ LOADS RECOMMENDED FOR APPLICATIONS.  
 RESISTANCE VALUES ARE IN OHMS.  
 CAPACITANCE VALUES ARE IN MICROFARADS UNLESS OTHERWISE INDICATED.

92CM-22732

Fig. 8 - Typical characteristics test circuit for the CA3121E.

**DIMENSIONAL OUTLINE**  
**16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC**




SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
O <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967RI

NOTES:

1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
4. α applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N<sub>1</sub> is the quantity of allowable missing leads.
- \* When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



## Television Chroma Processor

### Features

- Minimum number of external components required
- Injection-lock oscillator with internal feedback
- DC chroma gain control and hue control circuits
- Low-impedance internal voltage regulation

RCA-CA1398E is a monolithic silicon integrated-circuit chroma processor containing chroma-amplifier and gain-control, color-killer, color subcarrier oscillator, hue control, and ACC circuitry. It has been designed for interchangeability with other "1398"-type chroma-processor devices. It functions compatibly with the RCA-CA3125E Chroma Demodulator as well as other commercially available chroma demodulators in color-TV receivers. Fig. 2 shows a functional block diagram of a 2-package TV chroma system incorporating the CA1398E and CA3125E. The CA1398E is supplied in a 14-lead dual-in-line plastic package.

### Maximum Ratings, Absolute-Maximum Values at $T_A = 25^\circ C$

Peak Horizontal-Pulse Input Current	250 $\mu A$
Supply Current (Terminal 14)	35 mA
Ambient Temperature Range:	
Operating	-40 to +85°C
Storage	-65 to +150°C
Lead Temperature (During Soldering):	
At distance 1/16" $\pm$ 1/32" (1.59 $\pm$ 0.79 mm)	
from case for 10 s max.	265°C




Fig. 1 - Functional block diagram of the CA1398E.

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  and Referenced to Test Circuit (Fig. 4)

CHARACTERISTIC	TERMINAL MEASURED AND SYMBOL	TEST CONDITIONS						LIMITS			UNITS
		SWITCH POSITION (S1)	CONTROL SETTING			$V_{BURST}$ mV p-p	$V_{CHROMA}$ mV p-p	MIN.	TYP.	MAX.	
			CHROMA	HUE	KILLER						

Static Characteristics

Regulated Supply Voltage	V <sub>14</sub>	2	max.	max.	max.	0	0	8.9	9.5	11.5	V
Chroma Output Bias	V <sub>14</sub> to V <sub>2</sub>	2	max.	max.	max.	6	0	1.2	2.4	3.6	V
Regulator Impedance	See Note 1	2	max.	max.	max.	0	0	—	12	25	$\Omega$

Dynamic Characteristics (Refer to Test Set-Up Procedure for Oscillator)

Max. Chroma Gain	V <sub>2</sub>	1	max.	max.	See Note 2	6	5	310	425	—	mV p-p
Min. Chroma Gain	V <sub>2</sub>	1	min.	max.		6	5	—	—	7	mV p-p
ACC Action	V <sub>2</sub> (dB up from gain test)	1	max.	max.		50	50	2	7	11	dB
Killer Function:											
Kill	V <sub>2</sub>	2	max.	max.		0	5	—	—	7	mV p-p
Unkill	V <sub>2</sub>	1	max.	max.		15	5	100	—	—	mV p-p
Oscillator Lock-Up:											
Voltage	V <sub>13</sub>	1	max.	max.		6	0	250	340	390	mV p-p
Phase (Referenced to burst)	$\phi_{13}$	1	max.	max.		6	0	-20	0	+20	degrees
Hue Control Range:											
Voltage	V <sub>13</sub>	1	max.	min.	6	0	250	340	390	mV p-p	
Phase (Referenced to burst)	$\phi_{13}$	1	max.	min.	6	0	95	110	140	degrees	

Note 1 — Measure V<sub>14</sub> at I<sub>SUPPLY</sub> = 38 mA and 18 mA. Calculate the regulator impedance:  
 $Z_{reg.} = [V_{14} \text{ (at 38 mA)} - V_{14} \text{ (at 18 mA)}] / 0.02$

Note 2 — Increase the killer potentiometer resistance from minimum until the circuit unkills. This condition is evidenced by a shift in bias voltage at Term. 6. Maintain this potentiometer setting for all the dynamic tests.




Fig. 2 — TV chroma system functional block diagram.

92CL-22548






Fig. 3 - Schematic diagram of the CA1398E.

**TEST SET-UP PROCEDURE FOR OSCILLATOR**

Remove the horizontal keying and chroma inputs and adjust  $C_X$  to obtain a free-running oscillator frequency of 3.579545

MHz  $\pm 10$  Hz. Under the same Test Conditions described in the Electrical Characteristics Chart for Oscillator Lock-Up, vary  $L_1$  (approx. 20  $\mu$ H) and/or  $C_1$  (approx. 1000 pF) to obtain the initial conditions for amplitude and phase oscillator lock-up.





Fig. 4 – Typical static and dynamic characteristics test circuit for the CA1398E.

**DIMENSIONAL OUTLINE**



- NOTES:
1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3.  $e_A$  applies in zone  $L_2$  when unit installed.

**14-Lead Dual-in-line Plastic Package  
JEDEC MO-001-AB**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
alpha	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

9255-4296R1


4.  $\alpha$  applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



# Linear Integrated Circuits

Monolithic Silicon

## CA3125E



### Television Chroma Demodulator

*Features:*

- Luminance input
- Blanking control input
- Three separate demodulators with independent phase control
- Low output offset voltage ..... 0.4 V

RCA-CA3125E is a monolithic silicon integrated-circuit chroma demodulator having three separate demodulators with independent phase control. It is designed to function compatibly with the CA1398E IC Chroma Processor as well as other commercially available Chroma Processors in R-G-B Systems of color-TV receivers. Fig. 2 shows a functional block diagram of a 2-package TV Chroma System incorporating the CA3125E and CA1398E. The CA3125E is supplied in a 14-lead dual-in-line plastic package.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ C$**

SUPPLY VOLTAGE .....	25 V
SUPPLY CURRENT .....	20 mA
<b>AMBIENT-TEMPERATURE RANGE:</b>	
Operating .....	$-40^\circ C$ to $+85^\circ C$
Storage .....	$-65^\circ C$ to $+150^\circ C$
<b>LEAD TEMPERATURE (DURING SOLDERING):</b>	
At distance $1/16'' \pm 1/32''$ ( $1.59 \pm 0.79$ mm)	
from case for 10 s max. ....	$265^\circ C$




Fig. 1 - Functional block diagram of the CA3125E.

**TYPICAL STATIC CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$ ,  $V^+ = +20$  VOLTS**

SUPPLY CURRENT .....	9.6 mA
<b>BRIGHTNESS CONTROL VOLTAGE:</b>	
Measured with 8 volts at	
Terminals 11, 12, and 13 .....	1.4 V
<b>MAX. OUTPUT DIFFERENCE VOLTAGE:</b>	
Measured between any two of	
Terminals 11, 12, and 13 .....	$\pm 0.4$ V
<b>MAXIMUM DC DETECTOR UNBALANCE VOLTAGE:</b>	
DC voltage shift on Terminals 11, 12, and 13	
when Terminals 1, 2, and 3 are alternately	
biased 0.5 volt positive, then negative with	
reference to Terminal 14 .....	
	+150 mV

**TYPICAL DYNAMIC CHARACTERISTICS AT  $T_A = 25^\circ\text{C}$ ,  $V^+ = +20$  volts**

**BLUE CHROMA GAIN:**

Peak-to-peak voltage at Terminal 11 with 1.0 volt peak-to-peak applied differentially between Terminals 6 and 7, and with a subcarrier injection voltage of 1 volt peak-to-peak .....

**RED GAIN RATIO:**

Peak-to-peak voltage at Terminal 13  
Peak-to-peak voltage at Terminal 11 X 100 .....

**GREEN GAIN RATIO:**

Peak-to-peak voltage at Terminal 12  
Peak-to-peak voltage at Terminal 11 X 100 .....

**LUMINANCE GAIN:**

Peak-to-peak voltage measured at Terminals 11, 12, and 13, with a peak-to-peak voltage of 0.1 volt applied to Terminals 6 and 7 (common mode), and with no subcarrier injection .....





Fig. 2 - TV chroma system functional block diagram.




92CL - 22518

Fig. 3 - Schematic diagram of the CA3125E.

DIMENSIONAL OUTLINE

14-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AB



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
$\alpha$	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R1

NOTES:


1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
  2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
  3.  $e_A$  applies in zone  $L_2$  when unit installed.
  4.  $\alpha$  applies to spread leads prior to installation.
  5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".



# Linear Integrated Circuits

Monolithic Silicon

## CA3120E



### TV Signal Processor ("Jungle" Circuit)

For Color and Monochrome Receivers

#### Features

- Internal impulse noise processing
- Sync separator – low impedance, dual polarity
- Strobed AGC system
- IF AGC output
- Delayed outputs for forward or reverse AGC tuners
- Automatic noise threshold and AGC detector level control
- High-impedance video input
- Low-impedance video output
- Choice of external time constants for sync separator
- Negative power supply not required
- RF AGC delay externally controlled

RCA-CA3120E is a monolithic silicon integrated circuit TV signal processor for use in color or monochrome receivers. The circuit provides low-impedance video output signals, stripped synchronization signals in both polarities, and AGC output signals for IF (reverse) and tuner (forward and/or reverse).

The circuit design of the CA3120E features impulse noise inversion, delay techniques to reduce the deleterious effects of impulse noise in the receiver AGC and sync circuits. In addition, the CA3120E incorporates standard AGC strobing techniques.

#### MAXIMUM RATINGS, Absolute Maximum Values at $T_A = 25^\circ\text{C}$

DC Supply Voltage	30 V
Device Dissipation:	
Up to $T_A = 55^\circ\text{C}$	750 mW
Above $T_A = 55^\circ\text{C}$	Derate linearly at 7.9 mW/ $^\circ\text{C}$
Ambient Temperature Range:	
Operating	-40 to +85 $^\circ\text{C}$
Storage	-65 to +150 $^\circ\text{C}$
Lead Temperature (During soldering):	
At a distance not less than 1/32" (0.79 mm) from case for 10 seconds max.	+265 $^\circ\text{C}$




Fig. 1 – Simplified block diagram of the CA3120E.

**ELECTRICAL CHARACTERISTICS** at  $T_A = 25^\circ\text{C}$ , Supply Voltage ( $V^+$ ) = 24 V and  
 Referenced to Test Circuits and Test Conditions (Figs. 6, 7, and 8).

CHARACTERISTICS	TERMINAL MEASURED AND SYMBOL	LIMITS			UNITS
		Min.	Typ.	Max.	
Supply Current (Pulse Test)	$I_{T24}$	20	—	40	mA
AGC Threshold (Sync Tip Level at Video Input)	$V_{TH}$	4.5	—	5.5	V
Video Input Amplitude (White Positive)	$V_8$	—	3	—	V <sub>p-p</sub>
Video Output Amplitude (Low Impedance)	$V_9$	—	3	—	V <sub>p-p</sub>
Noise Cancelled Video Output at $V_{TH}$ (Black Positive, Gain $\cong 2$ )	$V_5$	6.6	—	9.2	V
AGC to Noise Separation	$V_{TH}$ (SEP)	1.1	—	2.2	V
Sync Input Current for Full Amplitude Outputs	$I_4$ (ON)	—	—	70	$\mu\text{A}$
Maximum Leakage Current at Terminal 4	$I_4$ (OFF)	—	—	$\pm 6$	$\mu\text{A}$
<u>Sync Outputs:</u>					
Negative Sync Low	$V_{2(L)}$	0	—	2.6	V
Negative Sync High	$V_{2(H)}$	23.8	—	24	V
Positive Sync Low	$V_{3(L)}$	0	—	0.2	V
Positive Sync High	$V_{3(H)}$	20.1	—	24	V
<u>AGC Filter:</u>					
Charge Current (Pulse Test)	$I_{11(CH)}$	12	—	36	mA
Discharge Current	$I_{11(DISCH)}$	1.1	—	2.6	mA
Leakage Current	$I_{11(LEAK)}$	—	—	$\pm 6$	$\mu\text{A}$
<u>AGC Enable:</u>					
Horizontal Keying	$V_{16}$ (ON)	3	—	6	V
Negative Sync Input Current	$I_1$ (ON)	—	1	—	mA
Maximum IF Gain-Clamp Voltage	$V_{11}$	4.8	—	5.7	V
Maximum IF Gain Bias	$V_{12}$	4.2	—	5.2	V
<u>IF AGC Voltage:</u>					
Low	$V_{13}$ (LOW)	0	—	3.3	V
High	$V_{13}$ (HIGH)	5.7	—	6	V
<u>Tuner Currents:</u>					
Reverse AGC (FET) OFF Current	$I_{14}$ (OFF)	—	—	$\pm 6$	$\mu\text{A}$
Reverse AGC (FET) ON Current	$I_{14}$ (ON)	1.8	—	5.5	mA
Forward AGC (n-p-n) OFF Current	$I_{15}$ (OFF)	—	—	$\pm 6$	$\mu\text{A}$
Reverse AGC (n-p-n) ON Current	$I_{15}$ (ON)	4.5	—	15	mA
Internal Noise-Lockout Time	T	1	—	63	$\mu\text{s}$






Fig. 2 - Schematic diagram of the CA3120E.

**CIRCUIT DESCRIPTION\***

An AGC sample-and-hold system generates control voltages proportional to the video level. The sync-tip voltage is compared to an internal reference voltage during the horizontal synchronization (retrace) interval. The control voltages (AGC outputs) are supplied to the tuner's RF stage and the IF amplifier to maintain the video level at a constant value.

The composite positive and negative output sync signals are developed across a low impedance source (totem-pole circuit) at an amplitude of approximately 20 volts peak-to-peak.

**Video Chain and Impulse Noise Inverter** - The input video signal applied at Terminal 8 is white "positive" with a required amplitude in the range of 2 to 4 volts. The DC level of the sync peaks, AGC threshold voltage ( $V_{TH}$ ) is approximately 5 volts. The level is maintained at 5 volts by the AGC loop in the circuit, comprised of the CA3120E and the TV receiver RF and IF amplifiers. A low source impedance video signal is available from the emitter of Q1 (Terminal 9 in Fig. 2). The external resistor ( $R_{X1}$  in Fig. 9) reduces the dissipation of Q1. The emitter-follower output of Q1 is direct coupled to a differential comparator stage (Q2, Q3). Unless a negative-going noise pulse is present, Q2 functions as an emitter follower and also cuts off transistors Q3, Q5, and Q12.

The output of Q2 is applied through a signal delay network, consisting of transistor Q60 and associated resistors, to the Darlington followers (Q13 and Q14). The delayed video signal at Q14 is fed via its emitter to an AGC comparator Q19 and to the junction of a noise-cancelling amplifier stage (Q16). The noise-cancelled video signal is inverted and amplified by Q16 and then connected to a Darlington emitter-follower output stage (Q57, Q58).

If impulse noise is present on the video signal, Q3 conducts and turns on transistors Q5 and Q12. Q5 inverts and "stretches" the noise pulse width. The output of Q5 is applied to an emitter follower stage (Q12). The signal from Q12, in turn, is applied to the summing junction to the noise-cancelling amplifier Q16. The noise pulse, which has now been amplified, inverted and stretched, is added to the delayed video signal from the emitter of Q14.

Because the video signal has been delayed approximately, 300 nanoseconds and the noise pulse has been widened ("stretched") approximately 500 nanoseconds, the output of the combined signal no longer contains impulse noise signals.

The derived noise-gating pulse "surrounds" and effectively eliminates the effects of the impulse noise.

The noise-cancelled video signal, amplified and buffered, is available at Terminal 5 for use in the sync-separator stage. The peak-to-peak amplitude of the noise-cancelled output signal is approximately twice the amplitude of the input video signal at Terminal 8.

**Sync Separator (See Figure 3)** - The sync separator stage (Q56) clamps the detected sync tips to a fixed reference voltage ( $\cong 0.7$  V) across its base-emitter junction, and amplifies a portion of the sync signal to provide dual polarity sync-signal outputs at Terminals 2 (negative) and 3 (positive). The output signals, are derived from low-impedance complementary emitter-follower stages; a base current of 100 microamperes into Terminal 4 is sufficient to generate full-amplitude sync signals.


The choice of coupling the noise-cancelled video signal from the emitter-follower (Terminal 5) to the sync separator (Terminal 4) is a user option. Fig. 4 shows three typical coupling networks.

Fig. 5 illustrates the operation of the AGC circuits. An input ramp signal, simulating the potential to which the AGC filter capacitor may be charged, is applied to Terminal 11. The forward IF AGC output voltage appears at Terminal 13. Under low-signal level conditions (represented by A to B in Fig. 5), the output level is approximately 1.4 volts less than the voltage applied to Terminal 12.

The circuit designer should select the voltage at Terminal 12 to provide the maximum IF gain required for the system. At intermediate signal level conditions (represented by B to C in Fig. 5), the IF AGC signal follows the AGC filter potential. The tuner(s) will operate at maximum gain for good signal-to-noise ratios at these equivalent input signal levels. Point C is a turnover point determined by the open-circuit potential of the tuner-delay bias potentiometer. At this potential, further change in the IF AGC output is inhibited (for good dynamic range) and the tuner AGC potentials are activated (represented by C to D).


The output at Terminal 14 with suitable level shifting is used for tuners requiring reverse AGC, such as MOSFET or electron-tube types. The output at Terminal 15 is used for tuners requiring forward AGC, such as tuners utilizing n-p-n bipolar transistors.

\* For additional information refer to the "IEEE Transactions on Broadcast and TV Receivers", August 1970, pp. 185-195, Vol. BTR No. 3.




92CS-22644

Fig. 3 - Sync separator stage.




92CS-22646


Fig. 5 - Typical operation of the AGC circuits using the CA3120E.



(a)




(b)



(c)

92CS-22645

Fig. 4 - Typical coupling networks (Term. 5 to Term. 4).



92CS-22641


















Fig. 6 - Test circuit for measuring electrical characteristics of the CA3120E. Refer to Figs. 7 and 8 for switch selector positions.

CHARACTERISTIC	TEST CONDITIONS																TERMINAL MEASURED	
	SWITCH NUMBERS																	
	1	2	3	4	5	8	9	11	12	13	14	15	16	17	18	19		20
SWITCH POSITION																		
I <sub>T24</sub>	2	3	1	2	1	2	3	1	1	3	2	1	2	2	2	1	5	2 6 7 9 14
V <sub>TH</sub>	2	1	2	1	1	4	3	4	4	3	1	2	2	2	2	1	3	8
V <sub>5</sub>	2	1	2	1	1	4	3	4	4	3	1	2	2	2	2	2	3	19
V <sub>TH(SEP)</sub>	3	1	2	1	1	*	3	3	4	1	1	2	1	2	2	2	1	*
I <sub>4(OFF)</sub>	3	1	2	4	2	1	1	1	1	1	1	2	1	2	2	1	1	I <sub>4</sub>
V <sub>2L</sub>	1	2	2	3	2	1	1	1	1	1	1	2	1	1	2	1	1	V <sub>17</sub>
V <sub>2H</sub>	3	3	1	1	2	1	1	1	1	1	1	2	1	1	2	1	1	V <sub>17</sub>
V <sub>3L</sub>	3	3	1	1	2	1	1	1	1	1	1	2	1	2	1	1	1	V <sub>18</sub>
V <sub>3H</sub>	3	3	1	3	2	1	1	1	1	1	1	2	1	2	1	1	1	V <sub>18</sub>
I <sub>11(CH)</sub>	2	1	2	5	2	1	1	5	4	3	1	2	2	2	2	1	5	I <sub>11</sub>
I <sub>11(DISCH)</sub>	2	1	2	5	1	2	3	6	4	3	1	2	2	2	2	1	5	I <sub>11</sub>
I <sub>11(LEAK)</sub>	2	1	2	5	2	1	1	6	4	3	2	2	1	2	2	1	5	I <sub>11</sub>
V <sub>11</sub>	2	1	2	5	1	2	3	2	3	3	1	2	2	2	2	1	5	V <sub>11</sub>
V <sub>12</sub>	3	1	2	5	2	1	1	3	4	3	1	2	1	2	2	1	5	V <sub>12</sub>
V <sub>13(LOW)</sub>	3	1	2	5	2	2	3	1	1	2	1	2	1	2	2	1	2	V <sub>13</sub>
V <sub>13(HIGH)</sub>	3	1	2	5	2	2	3	7	4	3	2	1	1	2	2	1	4	V <sub>20</sub>
I <sub>14(OFF)</sub>	3	1	2	5	2	2	3	3	4	3	3	1	1	2	2	1	5	I <sub>14</sub>
I <sub>14(ON)</sub>	3	1	2	5	2	2	3	8	4	3	3	1	1	2	2	1	5	I <sub>14</sub>
I <sub>15(OFF)</sub>	3	1	2	5	2	2	3	3	4	3	2	3	1	2	2	1	5	I <sub>15</sub>
I <sub>15(ON)</sub>	3	1	2	5	2	2	3	8	4	3	2	3	1	2	2	1	5	I <sub>15</sub>

CAUTION: Remove power before selecting or adjusting switches.

\* Reduce voltage at Terminal 8 until V<sub>19</sub> decreases.  $V_{TH(SEP)} = V_{TH} - V_8$ .

Fig. 7 — Test condition values for associated switches 1 through 20 (switches 6, 7, and 10 are omitted). Refer to Figs. 6 and 8 for test circuit and test-condition selector-switch arrangements.



92CS-22689

NOTE: The numbers in the square boxes refer to the 17 switches (switches 6, 7, and 10 are omitted) of the test circuit and correspond to those given in Figs. 6 and 7.

CAUTION: Remove power before selecting or adjusting switches





Fig. 9 - Typical application using the CA3120E.

DIMENSIONAL OUTLINE

16-LEAD DUAL-IN-LINE PLASTIC PACKAGE JEDEC MO-001-AC



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°		0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R1

NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- α applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

# **Linear IC Chips and Beam-Lead Types**




# Linear Integrated Circuits

Monolithic Silicon

## Chips

### Linear Integrated Circuit Chips



CA308H	CA3015H	CA3043H	CA3080H	CA3096H
CA741CH	CA3018H	CA3045H	CA3081H	CA3097H
CA747CH	CA3019H	CA3048H	CA3082H	CA3099H
CA748CH	CA3020H	CA3049H	CA3083H	CA3100H
CA1541H	CA3023H	CA3054H	CA3084H	CA3102H
CA3000H	CA3026H	CA3059H	CA3085H	CA3118H
CA3001H	CA3028AH	CA3060H	CA3091H	CA3146H
CA3002H	CA3033H	CA3075H	CA3093H	CA3183H
CA3005H	CA3035H	CA3076H	CA3094H	CA3401H
CA3012H	CA3039H	CA3078H	CA3095H	

RCA Linear integrated circuits are provided in chip form to allow customer design of special and complex circuits to suit individual needs. Linear chips are electrically identical and offer the features of their counterparts sealed in ceramic and plastic packages. This data bulletin provides mounting considerations, packaging, shipping and storage criteria, visual inspection criteria, testing criteria, and bonding pad layout and dimensions for each chip. For maximum ratings, electrical characteristics, schematics, features, and other pertinent data refer to the Technical Data Bulletins listed on page 2.

#### Mounting Considerations

All Linear chips are non-gold backed and require the use of epoxy mounting, DuPont No. 5504A conductive silver paste or other pastes (either conductive or non-conductive) having equivalent strength, curing requirements etc., are recommended. In any case the manufacturer's recommendations for storage and use should be followed. If DuPont No. 5504A paste is used, the bond should be cured at temperatures between 185<sup>o</sup> and 200<sup>o</sup>C for 75 minutes.

#### Packing, Shipping, and Storage Criteria

Solid state chips, unlike packaged devices, are non-hermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

1. Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
  - A. Storage temperature, 40<sup>o</sup>C max.
  - B. Relative humidity, 50% max.
  - C. Clean, dust-free environment.

2. The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
3. During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

These unmounted and unencapsulated chips are tested electrically and visually inspected to meet RCA's specifications when they are shipped by RCA. Written notification of non-conformance to such specifications must be made to RCA within 90 days of the date of the shipment by RCA. After shipment from RCA, RCA assumes no responsibility for chips that have been subjected to further processing, such as, but not limited to, lead bonding or chip mounting operations. RCA reserves the right to change the chip design and processing without notification.

#### Visual Inspection Criteria

All Linear chip visual inspection procedures are followed in strict accordance with the requirements specified in MIL-STD-883, method 2010.1, condition B.

#### Testing Criteria

Linear chips are DC electrically tested 100% in accordance with the same standards prescribed for RCA devices in standard packages.



Commercial No.	Title	For Data See File No.
CA308H*	Precision Operational Amplifier	621
CA741CH*	Operational Amplifier with Internal Phase Compensation	531
CA747CH*	Operational Amplifier	531
CA748CH*	Operational Amplifier	531
CA1541H*	Dual-Input Memory Sense Amplifier	536
CA3000H	DC Amplifier	121
CA3001H	Video and Wide-Band Amplifier	122
CA3002H	IF Amplifier	123
CA3005H	RF Amplifier	125
CA3012H	FM IF Amplifier	128
CA3015H	Operational Amplifier	316
CA3018H	Two Individual Transistors and a Darlington-Connected Transistor Pair	338
CA3019H	Diode "Duad" & 2 Diodes	236
CA3020H	Multi-purpose Wide-Band Power Amplifiers	339
CA3023H	Low-Power Video and Wide-Band Amplifier	243
CA3026H	Dual Independent Diff. Ampl.	388
CA3028AH	Differential/Cascode Amplifier	382
CA3033H	High-Current Operational Amplifier	360
CA3035H	3 – Amplifier Array	274
CA3039H	6 Matched Diodes	343
CA3043H	FM IF Amplifier/Limiter/FM Detector/AF Pre-amplifier/Driver	331
CA3045H	Three Individual Transistors and One Differentially-Connected Transistor Pair	341
CA3048H	4 – Amplifier Array	377
CA3049H	Dual High-Frequency Differential Amplifier	611
CA3054H	Dual Independent Differential Amplifier	388
CA3059H	Zero-Voltage Switch	490
CA3060H	Triple Operational Transconductance Amplifier Array	537


\* CA308H Formerly CA3308H  
 CA741CH Formerly CA3741CH  
 CA747CH Formerly CA3747CH  
 CA748CH Formerly CA3748CH  
 CA1541H Formerly CA3541H

Commercial No.	Title	For Data See File No.
CA3075H	FM IF Amplifier-Limiter/Detector/Audio Pre-amplifier	429
CA3076H	High-Gain Wide Band IF Amplifier/Limiter	430
CA3078H	Micropower Operational Amplifier	535
CA3080H	Operational Transconductance Amplifier	475
CA3081H	General-Purpose High-Current N-P-N Transistor Array (Common Emitter)	480
CA3082H	General-Purpose High-Current N-P-N Transistor Array (Common Collector)	480
CA3083H	General-Purpose N-P-N Transistor Array	481
CA3084H	General-Purpose P-N-P Transistor Array	482
CA3085H	Voltage Regulator	491
CA3091H	Four-Quadrant Multiplier	534
CA3093H	Transistor-Zener/Diode Array	533
CA3094H	Programmable Power/Switch Amplifier	598
CA3095H	Super-Beta Transistor Array	591
CA3096H	N-P-N/P-N-P Transistor Array	592
CA3097H	Thyristor/Transistor Array	633
CA3099H	Programmable Comparator...With Memory	620
CA3100H	Wideband Operational Amplifier	625
CA3102H	Dual High-Frequency Differential Amplifier	611
CA3118H (Note 2)	High-Voltage Transistor Array	532
CA3146H (Note 3)	High-Voltage Transistor Array	532
CA3183H (Note 4)	High-Voltage Transistor Array	532
CA3401H	Quad Single-Supply Operational Amplifier	630

**Notes:**


1. The maximum permissible junction temperature for these chips is 150°C.
2. The CA3118H is the high-voltage counterpart of the CA3018H.
3. The CA3146H is the high-voltage counterpart of the CA3046H.
4. The CA3183H is the high-voltage counterpart of the CA3083H.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




CA308H

92CS-22148




CA741CH

92CS-22141



CA747CH

92CS-22142



CA748CH

92CS-22143

Bonding Pad numbers shown correspond to the terminal numbers of the CA747CE (formerly CA3747CE) dual-in line package type, as shown in data bulletin File No. 531.


Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA308H	48 - 56	1.220 - 1.422	48 - 56	1.220 - 1.422	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA741CH	54 - 62	1.372 - 1.574	61 - 69	1.550 - 1.752	↑	↑	↑	↑	↑	↑
CA747CH	52 - 60	1.321 - 1.524	101 - 109	2.566 - 2.768	↓	↓	↓	↓	↓	↓
CA748CH	54 - 62	1.372 - 1.574	61 - 69	1.550 - 1.752	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228


\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.


*Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.*




CA1541H



CA3000H



CA3001H



CA3002H





Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA1541H	52 - 60	1.321 - 1.524	52 - 60	1.321 - 1.524	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3000H	47 - 55	1.194 - 1.397	47 - 55	1.194 - 1.397	↕	↕	↕	↕	↕	↕
CA3001H	47 - 55	1.194 - 1.397	47 - 55	1.194 - 1.397	↕	↕	↕	↕	↕	↕
CA3002H	47 - 55	1.194 - 1.397	47 - 55	1.194 - 1.397	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3005H	47 - 55	1.194 - 1.397	47 - 55	1.194 - 1.397	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3012H	42 - 50	1.042 - 1.270	42 - 50	1.042 - 1.270	↕	↕	↕	↕	↕	↕
CA3015H	58 - 66	1.474 - 1.676	62 - 70	1.575 - 1.778	↕	↕	↕	↕	↕	↕
CA3018H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228


\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.


Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




CA3019H



CA3020H



CA3023H



CA3026H


Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3019H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3020H	52 - 60	1.321 - 1.524	57 - 65	1.448 - 1.651	↕	↕	↕	↕	↕	↕
CA3023H	47 - 55	1.194 - 1.397	52 - 60	1.321 - 1.524	↕	↕	↕	↕	↕	↕
CA3026H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the


cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




CA3028AH

92CS-22117




CA3033H

92CS-22118



CA3035H

92CS-22119



CA3039H


92CS-22120

Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3028AH	25 - 33	0.635 - 0.838	25 - 33	0.635 - 0.838	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3033H	57 - 65	1.448 - 1.651	53 - 61	1.347 - 1.549	↕	↕	↕	↕	↕	↕
CA3035H	52 - 60	1.321 - 1.524	52 - 60	1.321 - 1.524	↕	↕	↕	↕	↕	↕
CA3039H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228


\*The photographs and dimensions of each Linear chip represent a cleavage angle are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




CA3043H

92CS-22121




CA3045H

92CS-22122



CA3048H

92CS-22123



CA3049H

92CS-22137





Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3043H	49 - 57	1.245 - 1.447	48 - 56	1.220 - 1.422	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3045H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	↕	↕	↕	↕	↕	↕
CA3048H	64 - 72	1.626 - 1.828	68 - 76	1.727 - 1.930	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3049H	29 - 37	0.737 - 0.939	29 - 37	0.737 - 0.939	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

*Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.*



Grid Graduations Are In Mils ( $10^{-3}$  Inch)





TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3054H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3059H	52 - 60	1.321 - 1.524	59 - 67	1.499 - 1.701	4 $\updownarrow$	0.102 $\updownarrow$	3.3 $\updownarrow$	0.084 $\updownarrow$	5 $\updownarrow$	0.127 $\updownarrow$
CA3060H	62 - 70	1.575 - 1.778	70 - 78	1.778 - 1.981	4 - 10	0.102 $\updownarrow$	3.3 - 4.3	0.084 $\updownarrow$	5 - 9	0.127 - 0.228
CA3075H	55 - 63	1.397 - 1.600	56 - 64	1.423 - 1.625	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.



Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.







Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3076H	48 - 56	1.220 - 1.422	49 - 57	1.245 - 1.447	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3078H	47 - 55	1.194 - 1.397	50 - 58	1.270 - 1.473	↕	↕	↕	↕	↕	↕
CA3080H	40 - 48	1.016 - 1.219	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3081H	44 - 52	1.118 - 1.320	44 - 52	1.118 - 1.320	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3082H	44 - 52	1.118 - 1.320	44 - 52	1.118 - 1.320	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3083H	44 - 52	1.118 - 1.320	44 - 52	1.118 - 1.320	↕	↕	↕	↕	↕	↕
CA3084H	51 - 59	1.295 - 1.498	54 - 62	1.372 - 1.574	↕	↕	↕	↕	↕	↕
CA3085H	49 - 57	1.245 - 1.447	51 - 69	1.296 - 1.498	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228


\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.


Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




CA3091H 92CS-22135



CA3093H 92CS-22136



CA3094H 92CS-22146



CA3095H 92CS-22145


Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3091H	54 - 62	1.372 - 1.574	58 - 66	1.474 - 1.676	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3093H	44 - 52	1.118 - 1.320	44 - 52	1.118 - 1.320	↑ ↓	↑ ↓	↑ ↓	↑ ↓	↑ ↓	↑ ↓
CA3094H	40 - 48	1.016 - 1.219	51 - 59	1.296 - 1.499	↑ ↓	↑ ↓	↑ ↓	↑ ↓	↑ ↓	↑ ↓
CA3095H	37 - 45	0.940 - 1.143	42 - 50	1.067 - 1.270	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the


cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

*Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.*




92CS-22147

CA3096H




92CS-22177

CA3097AH



92CS-22150

CA3099H



92CS-22151

CA3100H


Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3096H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3097H	40 - 48	1.016 - 1.219	53 - 61	1.347 - 1.549	↑	↑	↑	↑	↑	↑
CA3099H	66 - 74	1.677 - 1.879	72 - 80	1.829 - 2.032	↓	↓	↓	↓	↓	↓
CA3100H	57 - 65	1.448 - 1.651	50 - 58	1.270 - 1.473	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228


\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.


Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.




CA3102H 92CS-20821



CA3118H 92CS-22138



CA3146H 92CS-22139



CA3183H 92CS-22132


Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3102H	29 - 37	0.737 - 0.939	43 - 51	1.093 - 1.295	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3118H	37 - 45	0.940 - 1.143	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3146H	37 - 45	0.940 - 1.193	37 - 45	0.940 - 1.143	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228
CA3183H	44 - 52	1.118 - 1.320	44 - 52	1.118 - 1.320	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^\circ$  instead of  $90^\circ$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

*Bonding Pad Numbers shown correspond to the dual-in-line and TO-5 package terminal numbers shown in the data bulletins listed on page 2.*




Grid Graduations Are In Mils ( $10^{-3}$  Inch)

TYPE	A*		B*		C		D		CHIP THICKNESS	
	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters	Mils	Millimeters
CA3401H	64 - 72	1.626 - 1.828	50 - 58	1.270 - 1.473	4 - 10	0.102 - 0.254	3.3 - 4.3	0.084 - 0.109	5 - 9	0.127 - 0.228

\*The photographs and dimensions of each Linear chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the

cleavage angles are  $57^{\circ}$  instead of  $90^{\circ}$  with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both the A and B dimensions.

CA3015L	CA3045L	CA3084L
CA3018L	CA3049L	CA3085L
CA3028AL	CA3054L	CA3741L
CA3039L	CA3083L	



## Beam-Lead Devices for Hybrid Circuit Applications

- Transistor Arrays
- Diode Arrays
- Differential Amplifiers
- Operational Amplifiers

### Features

#### Assembly

- Simplified repairability
- Use of non-hermetic packages possible
- Silicon nitride passivated
- Platinum silicide ohmic contacts
- Batch handling of chips, batch bonding of beam leads and external lead connections

The beam-lead sealed-junction integrated circuits described in this bulletin are fabricated by a technology which involves the utilization of a passivated layer to seal delicate semiconductor junctions and a multilayered interconnection system of unique design which is stable, highly corrosion-resistant, and readily bondable for attachment to a suitable substrate containing thick or thin film wiring.

**Beam Lead** identifies a structure in which gold beam leads are extended over the semiconductor chip edges as cantilever beams. **Sealed Junction** indicates that the integrated circuit chip is completely protected from the deteriorating effects of humidity and other surface contaminants without the need for a hermetic package enclosure.

### General Considerations

Conventional IC technology has made very substantial contributions to the reliability of solid state electronics despite the fact that the conventional IC chip is non-hermetic and employs an aluminum-film interconnection system. These considerations have forced the use of hermetic packages or elaborate bulky plastic packages to guard the integrated circuit chip against even modest amounts of humidity. In addition, connection to the aluminum metallization on the chip is customarily accomplished by the use of tiny wires. The reliability of these wired connections to the chip and its external circuit is dependent on human skill and accuracy to a considerable extent.

The culmination of continuing research and development in the quest for IC's having greater reliability, has led to the development of sealed-junction technology for IC fabrication. The beam-lead, sealed-junction device is a truly hermetic IC chip which is impervious to the deteriorating

- Precious metal interconnection metallization
- Precious metal beam leads
- Broad beam leads make interconnect paths less critical; bonds easier to inspect, and defective chips easier to replace
- Batch fabrication techniques provide devices with high reliability at lowest possible cost.

### Performance

- Exceptional reliability results from use of sealed-junction beam-lead technology
- Inspectable bonds
- Low-stress, high-strength bonds achieved
- Reliable operation over full military temperature range  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

effects of moisture and other potential contaminants. Furthermore, circuit interconnections on and to the chip are accomplished by the use of gold conductors to further enhance reliability. The precious metal interconnection system on the chip, which is integral with the chip, is, in turn, connected to tiny gold beams ( $0.003'' \times 0.006'' \times 0.0005''$ ) which extend over the edge of the chip to serve as leads to external circuit paths and components.

The beam lead integrated circuit chip with its gold leads has ideal mechanical characteristics for use in connection with automated handling methods of attachment to film type wiring on a suitable substrate thus making it possible to achieve a higher order of reliability in the interconnection system than has been achieved heretofore.

A brief resume of the manufacturing process used in producing beam lead IC's is included in the APPENDIX following the OPERATING CONSIDERATIONS.

### OPERATING CONSIDERATIONS

When a beam lead device is being bonded to a substrate, certain minimal precautions (listed below), with reference to pattern screening must be taken to prevent stress that can result in breakage, or separation of the conductor paths:

- 1) Do not mount components within the outside dimension of the bonding tool.
- 2) Do not use any cross-over or insulation within this dimension.
- 3) Do not use any resistor terminations within this dimension.
- 4) Use individual pads for bonding leads wherever feasible.

As in any design, adequate cooling must be considered. Temperature rise in a beam-lead device, when mounted in a particular assembly is a direct result of the dissipation within the device, the distribution of other heat sources within the

assembly, and the ability of the assembly to dissipate the total heat generated.

Specific factors which govern the heat flow within such assemblies are:

1. Beam-lead width and thickness
2. Number of beam leads
3. Thermal characteristics of the substrate
4. Thermal characteristics of the ambient surrounding the beam-lead device.

Because of these factors it is, therefore, impractical to specify thermal ratings for beam-lead device assemblies. In consideration of these factors, it is recommended that the chip temperature be checked by direct measurement to avoid exceeding a maximum chip junction temperature of 150°C.

### TERMINAL LAYOUT DIAGRAMS

RCA beam lead devices will normally be designed utilizing the outline shown in Fig. 1 viewed with the metallization down.

The resistance values included on the schematic diagrams are typical values and have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs.

RCA reserves the right to make any changes in the resistance values provided such changes do not adversely affect the published performance characteristics of the device.

## APPENDIX


### Beam-Lead Manufacturing Processes

An integral passivation layer of silicon nitride protects the beam-lead device from the deteriorating effects of both moisture and contaminants. Low-resistance ohmic contacts to the device junctions are made with platinum silicide which is an extremely stable, non-corrosive intermetallic compound. Gold is used for both the chip interconnections and for the cantilevered beams because it provides high conductivity, is corrosion-resistant, and is readily bondable to a wide variety of substrates and materials. This combination of metallurgically stable components offers the user a chip structure having excellent reliability as compared with

the performance of aluminum metallization used in conventional IC designs.

As indicated in the preceding paragraphs, beam-lead technology encompasses a passivating (sealant) layer, a multi-layered metal system, and uniquely designed metallization. The metallization consists of a contact of platinum silicide and a layered structure of titanium, platinum, and gold. The metallized pattern which is brought out to the grid, and the subsequent processing are designed to produce a chip in which the attaching leads extend over the edge of the chip. The processing procedure involves the removal of the silicon and the oxide in the grid to leave the beams cantilevered over





SYMBOL	14 LEAD VARIATIONS				NOTES	18 LEAD VARIATIONS				NOTES	22 LEAD VARIATIONS				NOTES
	INCHES		MILLIMETERS			INCHES		MILLIMETERS			INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.	
A	.002	.010	.051	.254	5	.002	.010	.051	.254	5	.002	.010	.051	.254	5
B	.0020	.0045	.0510	.1140		.0020	.0045	.0510	.1140		.0020	.0045	.0510	.1140	
C	.0004	.0006	.0102	.0153		.0004	.0006	.0102	.0153		.0004	.0006	.0102	.0153	
D	—	.045	—	1.14	4	—	.055	—	1.39	4	—	.065	—	1.65	4
E	—	.035	—	.889		—	.045	—	1.14		—	.055	—	1.39	
e	.010 TP		.2540TP			.010 TP		.254 TP			.010 TP		.254 TP		
eA	.0025TP		.0635TP		2,4	.0075TP		.1905TP		2,4	.0025TP		.0635TP		2,4
eB	.0075TP		.1905TP		2,4	.0025TP		.0635TP		2,4	.0075TP		.1905TP		2,4
eC	.0025TP		.0635TP		2,4	.0075TP		.1905TP		2,4	.0025TP		.0635TP		2,4
eD	.0075TP		.1905TP		2,4	.0025TP		.0635TP		2,4	.0075TP		.1905TP		2,4
H	.042	.049	1.07	1.25	4	.052	.059	1.32	1.49	4	.062	.069	1.58	1.75	4
H <sub>1</sub>	.052	.059	1.32	1.49		.062	.069	1.58	1.75		.072	.079	1.83	2.00	
L	.0035	.0070	.0889	.1770		.0035	.0070	.0889	.1770		.0035	.0070	.0889	.1770	
Z	.035Bsc		.889Bsc		4	.045Bsc		1.14Bsc		4	.055Bsc		1.39Bsc		4
Z <sub>1</sub>	.045Bsc		1.14Bsc			.055Bsc		1.39Bsc			.065Bsc		1.65Bsc		
N	14		14			18		18			22		22		
N <sub>A</sub>	3		3		3	4		4		3	5		5		3
N <sub>B</sub>	4		4		3	5		5		3	6		6		3
N <sub>C</sub>	3		3		3	4		4		3	5		5		3
N <sub>D</sub>	4		4		3	5		5		3	6		6		3

## NOTES

- Refer to Rules for Dimensioning Peripheral Lead Outlines.
- $e_A$  is basic distance from centerline of Z to centerline of first adjacent counter-clockwise beam position,  $e_B$  is basic distance from centerline of first adjacent counter-clockwise beam position, etc. Beam position located by  $e_A$ ,  $e_B$  etc. lies at beam pattern if  $N_A$  etc. odd; at first counter-clockwise beam position from pattern if  $N_A$  etc. even.
- $N_A$  is the maximum quantity of lead positions on side "A",  $N_B$  on side "B" etc. Picture represents case where  $N = 22$ ,  $N_A = N_C = 5$  and  $N_B = N_D = 6$ . Applicable number of lead positions, both on each side and total, are as tabulated for each variation.
- Leads shall be held within .001 total of True Position (TP) at Least Material Condition (LMC) and within .002 total of TP at Maximum Material Condition (MMC). Both location requirements to be checked at Z and Z<sub>1</sub> limits.
- Number one lead position is counter-clockwise end lead position on a side of minimum width. This index lead shall be distinctively marked if existing; if not existing the first clockwise lead shall be so marked. Any projection shall not extend more than .002" over B maximum nor any notch less than .001 under B minimum.
- N is the maximum quantity of lead positions.

Fig. 1— Terminal layout for all beam-lead devices. See data bulletins for specific information on individual devices.

the edge of the chip and available for easy attachment to a package or substrates.

RCA's beam lead technology consists of the following processes:

- a) deposition of silicon nitride
- b) contact openings
- c) deposition and formation of conducting paths (contacts and interconnections)
- d) circuit separation
- e) bonding

A brief description of these processes follows.

#### deposition of silicon nitride

Silicon nitride which functions as the passivating (sealant) layer is deposited over the surface of the wafer following the diffusion and oxidation steps required to form the individual components of the device.

#### contact openings


After the entire wafer has been covered with the protective layer of silicon nitride, appropriate windows are opened both in this and the previously formed oxide layer to permit contact with the junction areas of the individual components.

#### deposition of contacts and interconnections

To integrate the individual components into the circuits, the exposed terminal areas are interconnected with gold leads formed by electroplating. The gold leads are underlaid with titanium, and platinum in that order, over a platinum silicide layer in the contact openings to attain a low-resistance ohmic contact to the silicon. Two electroplating steps are used to form both the gold metallization network and the gold beam leads by means of which appropriate circuit terminals can be connected to external electrical contacts.

#### circuit separation

A thinning and etching technique is next used to separate the completed circuit chip from the wafer in which they are formed. This separation involves removal of the silicon from the grids between the chips by a very precise chemical etching process which physically separates the circuits from each other but leaves them firmly held in a matrix position. In this position, the individual circuits can be evaluated by an automatic test set operating in conjunction with an automatic probe set.



#### beam-lead, bonding (See Fig. 2)

The actual bonding of the beam leads to a metallized package or a substrate is performed by a thermocompression technique as follows:

A bonding tool is used to pick up the chip and bond it to the subsystem substrate metallization. The chip and the bonding tool are aligned through the use of a semi-mirror shown in Fig. 2(a). The bonding tool is lowered to the chip. The chip is held firmly by the vacuum [inside the bonding tool, see Fig. 2(b)] and transferred to the bonding station. Another alignment is made [see Fig. 2(a)] by viewing the chip in the tool (through the semi-mirror) and the subsystem substrate metallization. The bonding tool and the chip are then lowered to the subsystem substrate where the heated substrate and the heated bonding tool develop an interface temperature of 300°C between the beam leads and the substrate. Simultaneously, a force is applied to the bonding tool which deforms the ends of the beam leads and completes the thermocompression bond. The bonding time is 2 to 3 seconds.

Any faulty chips can be rebonded. The most significant advantages of the beam lead technology are in this bonding process--

1. Manufacturing the silicon chip beam leads as an integral part of the device eliminates the necessity of bonding to the chip and immediately reduces the number of bonds to be made for an equivalent interconnection.
2. Furthermore, since each lead is an integral part of the contact and not a mechanically-made connection, the reliability of the circuit is greatly enhanced.
3. In addition, the single metal system gold-to-gold employed between contacts and leads not only obviates a reliability factor often associated with bonds with contacts made between dissimilar metals, but also insures a bond completely free from corrosion.
4. And finally, all bonds for a single chip can be made simultaneously providing both technical and economic advantages.

#### REFERENCES


1. The Western Electric Engineer, Dec. 1967.

Fig. 2— a) Alignment to pick up chip and to bond chip to subsystem substrate: force is used only to bond chip;  
b) detail of bonding tool to show vacuum pick up.

# Linear Integrated Circuits

Monolithic Silicon

## CA3015L



### Beam-Lead Operational Amplifier

#### Applications

- Narrow-Band and Bandpass Amplifier
- Operational Functions
- Feedback Amplifier
- DC and Video Amplifier
- Multivibrator
- Oscillator
- Comparator
- Servo Driver
- Scaling Adder
- Balanced Modulator-Driver

The RCA CA3015L is the beam-lead version of the CA3015 operational amplifier family. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3015L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

For applications of the CA3015 family of operational amplifiers see the companion Application Notes, ICAN-5290 "Integrated Circuit Operational Amplifiers", ICAN-5213 "Application of the RCA-CA3015, CA3016 Integrated Circuit Operational Amplifiers," and ICAN-5015 "Application of the RCA-CA3008, CA3010 Integrated Circuit Operational Amplifiers"

**CAUTION:** ALTHOUGH RCA-CA3015L is electrically similar to CA3015, it is not a pin-for-pin replacement.




Fig. 1-1— Terminal layout for CA3015L (18 lead configuration).

#### Features

- Open-Loop Voltage Gain            70        dB        typ.
- Common-Mode Rejection Ratio        103        dB        typ.
- Output Impedance                    92        Ω        typ.
- Input Offset Voltage                 1         mV        typ.
- Static Power Drain at  $\pm 12V$         175        mW        typ.
- $\pm 6V$         30        mW        typ.
- $\pm 3V$         7         mW        typ.
- Operation over the full military temperature range:  $-55$  to  $+125^{\circ}C$




Fig. 1-2— Schematic diagram of CA3015L

**MAXIMUM RATINGS,  
ABSOLUTE-MAXIMUM VALUES.**

 OPERATING TEMPERATURE RANGE ..... -55°C to +125°C  
 STORAGE TEMPERATURE RANGE ..... -65° to +150°C

SIGNAL VOLTAGE ..... -8 V to +1 V


**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$** 

CHARACTERISTICS	SYMBOL	LIMITS			UNITS
		MIN.	TYP.	MAX.	
<b>STATIC CHARACTERISTICS: <math>V^+ = +12\text{ V}</math>, <math>V^- = -12\text{ V}</math></b>					
Input Offset Voltage	$V_{IO}$	—	1.37	5	mV
Input Offset Current	$I_{IO}$	—	1.07	5	$\mu\text{A}$
Input Bias Current	$I_I$	—	9.6	24	$\mu\text{A}$
Input Offset Voltage Sensitivity:					
Positive	$\Delta V_{IO}/\Delta V_{CC}$	—	0.096	0.5	mV/V
Negative	$\Delta V_{IO}/\Delta V_{EE}$	—	0.156	0.5	
Device Dissipation	$P_T$	—	175	—	mW
		—	500	—	
<b>DYNAMIC CHARACTERISTICS:</b>					
Open-Loop Differential Voltage Gain	$A_{OL}$	66	70	—	dB
Common-Mode Rejection Ratio	CMR	80	103	—	dB
Maximum Output-Voltage Swing	$V_O(P-P)$	12	14	—	V <sub>p-p</sub>
Input Impedance	$Z_{IN}$	5	7.8	—	k $\Omega$
Output Impedance	$Z_{OUT}$	—	92	—	$\Omega$
Common-Mode Input-Voltage Range	$V_{CMR}$	—	+0.65	—	V
		—	-8	—	

# Linear Integrated Circuits

Monolithic Silicon

## CA3018L



### Beam-Lead General-Purpose Transistor Array

#### Two Isolated Transistors and a Darlington-Connected Transistor Pair

FOR LOW-POWER APPLICATIONS AT FREQUENCIES FROM DC THROUGH THE VHF RANGE

The CA3018L is a beam-lead version of the RCA CA3018 and consists of four general purpose silicon n-p-n transistors on a common monolithic substrate. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

Two of the four transistors are connected in the Darlington configuration. The substrate is connected to a separate terminal for maximum flexibility.

The CA3018L is particularly suited for applications in hybrid circuits where hermetic packaging, low costs, and reliable operation are prime considerations. For applications of the general purpose transistors see RCA Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated-Circuit Transistor Array".




Fig. 2-1— Schematic diagram of CA3018L

#### Applications

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers

#### Features

- Matched monolithic general purpose transistors
- $h_{FE}$  matched  $\pm 10\%$
- $V_{BE}$  matched  $\pm 5\text{ mV}$
- Operation from DC to 120 MHz
- Wide operating current range
- Low noise figure — 3.4 dB typical at 1 KHz
- Operation over the full military temperature range: -55 to +125°C




Fig. 2-2— Terminal layout for CA3018L (14-lead configuration)

**CAUTION:** Although RCA-CA3018L is electrically similar to CA3018, it is not a pin-for-pin replacement.

**MAXIMUM RATINGS, Absolute-Maximum Values, at  $T_A = 25^\circ C$**

The following ratings apply for each transistor in the device:

Temperature Range:

Operating .....	-55 to +125°C
Storage .....	-65 to +150°C
Collector-to-Emitter Voltage, $V_{CEO}$ .....	.15 V
Collector-to-Base Voltage, $V_{CBO}$ .....	.20 V
Collector-to-Substrate Voltage, $V_{C1O}$ * .....	.20 V

Emitter-to-Base Voltage, $V_{EBO}$ .....	5 V
Collector Current, $I_C$ .....	.50 mA


\*The collector of each transistor of CA3018L is isolated from the substrate by an integral diode. The substrate (terminal 8) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ C$ FOR EACH TRANSISTOR	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
<b>STATIC CHARACTERISTICS</b>						
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10V, I_E = 0$	—	0.002	100	nA
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = 10V, I_B = 0$	—	—	5	$\mu A$
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1 mA, I_B = 0$	15	24	—	V
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\mu A, I_E = 0$	20	60	—	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\mu A, I_C = 0$	5	7	—	V
Collector-to-Substrate Breakdown Voltage	$V_{(BR)C1O}$	$I_C = 10\mu A, I_{C1} = 0$	20	60	—	V
Collector-to-Emitter Saturation Voltage	$V_{CES}$	$I_B = 1 mA, I_C = 10 mA$	—	0.23	—	V
Static Forward Current Transfer Ratio	$h_{FE}$	$V_{CE} = 3V, \begin{cases} I_C = 10mA \\ I_C = 1mA \\ I_C = 10\mu A \end{cases}$	— 30 —	100 100 54	— — —	— — —
Magnitude of Static Beta Ratio (Isolated Transistors $Q_1$ and $Q_2$ )		$V_{CE} = 3V, I_{C1} = I_{C2} = 1 mA$	0.9	0.97	—	—
Static Forward Current Transfer Ratio Darlington Pair ( $Q_3$ and $Q_4$ )	$h_{FED}$	$V_{CE} = 3V, I_C = 1 mA$	1500	5400	—	—
Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 3V, \begin{cases} I_E = 1 mA \\ I_E = 10mA \end{cases}$	— —	0.715 0.800	— —	V
Input Offset Voltage	$V_{BE1} - V_{BE2}$	$V_{CE} = 3V, I_E = 1 mA$	—	0.48	5	mV
Temperature Coefficient: Base-to-Emitter Voltage $Q_1, Q_2$	$\frac{ \Delta V_{BE} }{\Delta T}$	$V_{CE} = 3V, I_E = 1 mA$	—	-1.9	—	$mV/^\circ C$
Base ( $Q_3$ )-to-Emitter ( $Q_4$ ) Voltage Darlington Pair	$V_{BED}(V_{9-1})$	$V_{CE} = 3V, \begin{cases} I_E = 10 mA \\ I_E = 1 mA \end{cases}$	— —	1.46 1.32	— —	V
Temperature Coefficient: Base-to-Emitter Voltage Darlington Pair - $Q_3, Q_4$	$\frac{\Delta V_{BED}}{\Delta T}$	$V_{CE} = 3V, I_E = 1 mA$	—	4.4	—	$mV/^\circ C$
Temperature Coefficient: Magnitude of Input-Offset Voltage	$\frac{V_{BE1} - V_{BE2}}{\Delta T}$	$V_{CC} = +6V, V_{EE} = -6V, I_{C1} = I_{C2} = 1 mA$	—	1	—	$\mu V/^\circ C$

# Linear Integrated Circuits

Monolithic Silicon

## CA3028AL



### Beam-Lead Differential/Cascode Amplifier

FOR COMMUNICATIONS AND INDUSTRIAL EQUIPMENT AT FREQUENCIES FROM DC to 120 MHz

#### Applications

- RF and IF Amplifiers (Differential or Cascode)
- DC, Audio, and Sense Amplifiers
- Converter in the Commercial FM Band
- Oscillator    ● Mixer    ● Limiter

RCA CA3028AL is the beam-lead version of the CA3028A family of differential/cascode amplifiers designed for use in communications and industrial equipment operating at frequencies from dc to 120 MHz. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3028AL is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

For applications of the CA3028AL see the companion Application Note ICAN-5337 "Application of the RCA CA3028 Integrated Circuit Amplifier in the HF and VHF Ranges".

#### Features

- Controlled for input bias current
- Balanced differential amplifier configuration with controlled constant-current source to provide unexcelled versatility
- Single- and dual-ended operation
- Operation from dc to 120 MHz
- Balanced-AGC capability
- Wide operating-current range
- Operation over the full military temperature range: -55 to +125°C




Fig. 3-1— Schematic diagram of CA3028AL




Fig. 3-2— Terminal layout for CA3028AL (14-lead configuration)

**CAUTION:** Although RCA-CA3028AL is electrically similar to CA3028A, it is not a pin-for-pin replacement.

**MAXIMUM RATINGS, Absolute-Maximum Ratings at  $T_A = 25^\circ C$**

TEMPERATURE RANGE:

Operating. . . . .  $-55^\circ C$  to  $+125^\circ C$   
 Storage . . . . .  $-65^\circ C$  to  $+150^\circ C$

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ C$**


CHARACTERISTIC	SYMBOL	SPECIAL TEST CONDITIONS		LIMITS			UNITS
				MIN.	TYP.	MAX.	
<b>STATIC CHARACTERISTICS</b>							
		<b>+VCC</b>	<b>-VEE</b>				
Input Bias Current	$I_I$	6V 12V	6V 12V	– –	16.6 36	70 106	$\mu A$
Quiescent Operating Current	$I_6$ or $I_{10}$	6V 12V	6V 12V	0.8 2	1.25 3.3	2 5	mA
Input Current (Term. No. 8)	$I_8$	6V 12V	6V 12V	0.5 1	0.85 1.65	1 2.1	mA
Device Dissipation	$P_T$	6V 12V	6V 12V	24 120	36 175	54 260	mW



# Linear Integrated Circuits

Monolithic Silicon

## CA3039L



### Beam-Lead Diode Array

#### 6 Matched Diodes Ultra-Fast Low-Capacitance

FOR APPLICATIONS IN COMMUNICATIONS AND SWITCHING SYSTEMS

#### Applications

- Balanced modulators or demodulators
- Ring modulators
- High speed diode gates
- Analog switches

RCA CA3039L is the beam-lead version of the CA3039 which consists of six ultra-fast, low capacitance diodes on a common monolithic substrate. The beam leads of the device are formed as an integral part of the IC chip during the batch fabrication process.

CA3039L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost and reliable operation are prime considerations.

Five of the diodes are independently accessible, the sixth shares a common terminal with the substrate.

For applications such as balanced modulators or ring modulators where capacitive balance is important, the substrate should be returned to a dc potential which is significantly more negative (with respect to the active diodes) than the peak signal applied.




Fig. 4-1— Schematic diagram of CA3039L

#### Features

- Excellent reverse recovery time 1 ns typ.
- Matched monolithic construction- $V_F$  matched  $\pm 5$  mV
- Low diode capacitance- $C_D = 0.65$  pF typical at  $V_R = -2$  V
- Operation over the full military temperature range:  $-55$  to  $+125^\circ\text{C}$




Fig. 4-2— Terminal layout for CA3039L (14-lead configuration)

**CAUTION:** Although RCA-CA3039L is electrically similar to CA3039, it is not a pin-for-pin replacement.

**MAXIMUM RATINGS, Absolute-Maximum Ratings at  $T_A = 25^\circ\text{C}$**

Peak Inversion Voltage, PIV for: D<sub>1</sub>-D<sub>5</sub> ..... .5V  
 D<sub>6</sub> ..... .0.5V

TEMPERATURE RANGE:  
 Operating ..... -55 to +125°C  
 Storage ..... -65 to 150°C

Peak Diode-to-Substrate Voltage,  $V_{DI}$   
 for D<sub>1</sub>-D<sub>5</sub> (term. 3, 4, 9, 13 or 14 to term. 7) +20, -1 V

DC Forward Current,  $I_F$  ..... .25 mA  
 Peak Recurrent Forward Current,  $I_{fR}$  ..... 100 mA  
 Peak Forward Surge Current,  $I_{fS}$  (surge) ..... 100 mA

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$**


*Characteristics apply for each diode unit, unless otherwise specified.*

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
DC Forward Voltage Drop	$V_F$	$I_F = 50 \mu\text{A}$	-	0.65	0.69	V
		1 mA	-	0.73	0.78	
		3 mA	-	0.76	0.80	
		10 mA	-	0.81	0.90	
DC Reverse Breakdown Voltage	$V_{(BR)R}$	$I_R = -10 \mu\text{A}$	5	7	-	V
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	$V_{(BR)R}$	$I_R = -10 \mu\text{A}$	20	-	-	V
DC Reverse (Leakage) Current	$I_R$	$V_R = -4\text{V}$	-	0.016	100	nA
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	$I_R$	$V_R = -10\text{V}$	-	0.022	100	nA
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	$ V_{F1} - V_{F2} $	$I_F = 1 \text{ mA}$	-	0.5	5	mV
Temperature Coefficient of $ V_{F1} - V_{F2} $	$\frac{\Delta V_{F1} - V_{F2} }{\Delta T}$	$I_F = 1 \text{ mA}$	-	1	-	$\mu\text{V}/^\circ\text{C}$
Temperature Coefficient of Forward Drop	$\frac{\Delta V_F}{\Delta T}$	$I_F = 1 \text{ mA}$	-	-1.9	-	$\text{mV}/^\circ\text{C}$
DC Forward Voltage Drop for Anode-to-Substrate Diode (D <sub>6</sub> )	$V_F$	$I_F = 1 \text{ mA}$	-	0.65	-	V
Reverse Recovery Time	$t_{rr}$	$I_F = 10 \text{ mA}, I_R = 10 \text{ mA}$	-	1	-	ns
Diode Capacitance	$C_D$	$V_R = -2 \text{ V}, I_F = 0$	-	0.65	-	pF
Diode-to-Substrate Capacitance	$C_{DI}$	$V_{DI} = +4 \text{ V}, I_F = 0$	-	3.2	-	pF

# Linear Integrated Circuits

Monolithic Silicon

CA3045L



## Beam-Lead General-Purpose N-P-N Transistor Array

Three Isolated Transistors and One Differentially Connected Transistor Pair.

FOR LOW-POWER APPLICATIONS AT FREQUENCIES FROM DC THROUGH THE VHF RANGE

### Applications

- General use in various types of signal processing systems operating anywhere in the frequency range from DC to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers

RCA CA3045L is a beam-lead version of the CA3045 and contains an array of general-purpose transistors for use in signal-level applications at frequencies up to more than 120 MHz. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3045L is particularly suited for use in hybrid type construction where compactness, hermeticity, ultra-reliability, and low cost are prime requirements. For suggested applications of transistor arrays, see RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array"; and RCA reprint ST-3859 "Design Ideas for RCA Linear Arrays".

### Features

- Two matched pairs of transistors:  $V_{BE}$  matched  $\pm 5$  mV, Input offset current  $2 \mu\text{A}$  max. at  $I_C = 1$  mA
- 5 general-purpose monolithic transistors
- Operation from DC to more than 120 MHz
- Wide operating current range
- $h_{FE}$  (each transistor) = 100 typ. at  $V_{CE} = 3$  V,  $I_C = 1$  mA
- Low-noise figure: 3.2 dB typ. at 1 kHz
- Operation over the full military temperature range:  $-55$  to  $+125^\circ\text{C}$




Fig. 5-1— Schematic diagram of CA3045L




Fig. 5-2— Terminal layout for CA3045L (14-lead configuration)

**CAUTION:** Although RCA-CA3045L is electrically similar to CA3045, it is not a pin-for-pin replacement.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$** 

Collector-to-Emitter Voltage, $V_{CEO}$	15 V
Collector-to-Base Voltage, $V_{CBO}$	20 V
Collector-to-Substrate Voltage, $V_{C10}^*$	20 V
Emitter-to-Base Voltage, $V_{EBO}$	5 V
Collector Current, $I_C$	50 mA

## Temperature Range:

Operating	-55 to +125°C
Storage	-65 to +150°C

\*The collector of each transistor is isolated from the substrate by an integral diode. The substrate (terminal 5) must be more negative than all collectors to maintain isolation between transistors and to provide for normal transistor action.

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$** 

Characteristics apply for each transistors


CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
<b>STATIC CHARACTERISTICS</b>						
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\ \mu\text{A}, I_E = 0$	20	60	—	V
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\ \text{mA}, I_B = 0$	15	24	—	V
Collector-to-Substrate Breakdown Voltage	$V_{(BR)C10}$	$I_C = 10\ \mu\text{A}, I_{C1} = 0$	20	60	—	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\ \mu\text{A}, I_C = 0$	5	7	—	V
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10\ \text{V}, I_E = 0$	—	0.002	40	nA
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = 10\ \text{V}, I_B = 0$	—	—	0.5	$\mu\text{A}$
Static Forward Current Transfer Ratio (Static Beta)	$h_{FE}$	$V_{CE} = 3\ \text{V} \begin{cases} I_C = 10\ \text{mA} \\ I_C = 1\ \text{mA} \\ I_C = 10\ \mu\text{A} \end{cases}$	— 40 —	100 100 54	— — —	— — —
Input Offset Current for Matched Pair $Q_1$ and $Q_2$ $ I_{IO1} - I_{IO2} $		$V_{CE} = 3\ \text{V}, I_C = 1\ \text{mA}$	—	0.3	2	$\mu\text{A}$
Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 3\ \text{V} \begin{cases} I_E = 1\ \text{mA} \\ I_E = 10\ \text{mA} \end{cases}$	— —	0.715 0.800	— —	V V
Magnitude of Input Offset Voltage for Differential Pair $ V_{IO1} - V_{IO2} $		$V_{CE} = 3\ \text{V}, I_C = 1\ \text{mA}$	—	0.45	5	mV
Magnitude of Input Offset Voltage for Isolated Transistors $ V_{IO3} - V_{IO4} $ , $ V_{IO4} - V_{IO5} $ , $ V_{IO5} - V_{IO3} $		$V_{CE} = 3\ \text{V}, I_C = 1\ \text{mA}$	—	0.45	5	mV
Temperature Coefficient: Magnitude of Input-Offset Voltage	$\frac{ \Delta V_{IO} }{\Delta T}$	$V_{CE} = 3\ \text{V}, I_C = 1\ \text{mA}$	—	1.1	—	$\mu\text{V}/^\circ\text{C}$
Temperature Coefficient of Base-to-Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	$V_{CE} = 3\ \text{V}, I_C = 1\ \text{mA}$	—	-1.9	—	$\text{mV}/^\circ\text{C}$
Collector-to-Emitter Saturation Voltage	$V_{CES}$	$I_B = 1\ \text{mA}, I_C = 10\ \text{mA}$	—	0.23	—	V

\*See RCA DATA BULLETIN File No. 341

# Linear Integrated Circuits

Monolithic Silicon

## CA3049L



### Beam-Lead Dual Independent Differential Amplifiers

For Low-Power Applications at Frequencies up to 500 MHz

#### Features

- Power Gain 23 dB (typ.) at 200 MHz
- Noise Figure 4.6 dB (typ.) at 200 MHz
- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Full military temperature range capability—  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

CA3049L is the beam-lead version of the CA3049 and consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six n-p-n transistors which comprise the amplifiers are general-purpose high-frequency devices which exhibit a value of  $f_T$  in excess of 1000 MHz. These features make the CA3049L useful to 500 MHz. Bias and load resistors have been omitted to provide maximum application flexibility.

The CA3049L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

The monolithic construction of the CA3049L provides close electrical and thermal matching of the amplifiers. This feature makes this device particularly useful in dual-channel applications where matched performance of the two channels is required.




Fig. 6-1— Terminal layout for CA3049L (14-lead configuration)

#### Applications

- VHF amplifiers
- VHF mixers
- Multifunction combinations — RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Balanced mixers
- Synthesizers
- Balanced (push-pull) cascode amplifiers
- Sense amplifiers




Fig. 7-2— Schematic diagram of CA3049L

**CAUTION:** Substrate **MUST** be maintained negative with respect to all collector terminals of this device.

**CAUTION:** Although RCA-CA3049L is electrically similar to CA3049, it is not a pin-for-pin replacement.

**MAXIMUM RATINGS, Absolute-Maximum Values,**  
at  $T_A = 25^\circ C$

Temperature Range:

Operating . . . . .	-55 to +125 °C
Storage . . . . .	-65 to +150 °C

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, $V_{CEO}$ . . . . .	15	V
Collector-to-Base Voltage, $V_{CBO}$ . . . . .	20	V
Collector-to-Substrate Voltage, $V_{CIC}$ * . . . . .	20	V
Emitter-to-Base Voltage, $V_{EBO}$ . . . . .	5	V
Collector Current, $I_C$ . . . . .	50	mA

\*The collector of each transistor of the CA3049L is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.


**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ C$**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	CA3049L LIMITS			
			MIN.	TYP.	MAX.	UNITS
STATIC CHARACTERISTICS (for each transistor)						
Input Bias Current	$I_{IO}$	$V_{CE} = 3 V, I_C = 1 mA$	—	10	33	$\mu A$
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10 V, I_E = 0$	—	—	100	nA
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1 mA, I_B = 0$	15	—	—	V
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10 \mu A, I_E = 0$	20	—	—	V
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIC}$	$I_C = 10 \mu A, I_{CI} = 0$	20	—	—	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10 \mu A, I_C = 0$	5	—	—	V

# Linear Integrated Circuits

Monolithic Silicon

## CA3054L



### Beam-Lead Dual Independent Differential Amplifiers

FOR LOW-POWER APPLICATIONS AT FREQUENCIES FROM DC TO 120 MHz

#### Applications

- Dual sense amplifiers
- Dual Schmitt triggers
- Multifunction combinations — RF/Mixer/Oscillators; Converter/IF
- IF amplifiers (differential and/or cascode)

The RCA CA3054L is the beam-lead version of the CA3054, and consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3054L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

- Product detectors
- Doubly-balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Pairs of balanced mixers
- Synthesizer mixers
- Balanced (push-pull) cascode amplifiers

#### Features

- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Maximum input offset voltage —  $\pm 5$  mV
- Operation over the full military temperature range: -55 to +125°C




Fig. 7-1— Terminal layout for CA3054L (14-lead configuration)




Fig. 7-2— Schematic diagram of CA3054L

**CAUTION:** Although RCA-CA3054L is electrically similar to CA3054, it is not a pin-for-pin replacement.

**CAUTION:** Substrate **MUST** be maintained negative with respect to all collector terminals of this device.

**MAXIMUM RATINGS, Absolute-Maximum Values, at  $T_A = 25^\circ C$**

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage,  $V_{CEO}$  ..... 15 V  
 Collector-to-Base Voltage,  $V_{CBO}$  ..... 20 V  
 Collector-to-Substrate Voltage,  $V_{C1O}^*$  ..... 20 V

Emitter-to-Base Voltage,  $V_{EBO}$  ..... 5 V  
 Collector Current,  $I_C$  ..... 50 mA  
 Temperature Range:  
 Operating ..... -55 to +125°C  
 Storage ..... -65 to +150°C

\*The collector of each transistor of the CA3054L is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide for normal

transistor action. The substrate should be maintained at signal (AC) ground by means of a suitable grounding capacitor, to avoid undesired coupling between transistors.

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ C$**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
<b>STATIC CHARACTERISTICS</b>						
For Each Differential Amplifier						
Input Offset Voltage	$V_{IO}$	$V_{CB} = 3 V$ $I_{E(Q3)} = I_{E(Q4)} = 2 mA$	-	0.45	5	mV
Input Offset Current	$I_{IO}$		-	0.3	2	$\mu A$
Input Bias Current	$I_I$		-	10	24	$\mu A$
Quiescent Operating Current Ratio	$\frac{I_{C(Q1)}}{I_{C(Q2)}} \text{ or } \frac{I_{C(Q5)}}{I_{C(Q6)}}$		-	0.98 to 1.02	-	-
Temperature Coefficient Magnitude of Input-Offset Voltage	$\frac{\Delta V_{IO} }{\Delta T}$		-	1.1	-	$\mu V ^\circ C$
For Each Transistor						
DC Forward Base-to-Emitter Voltage	$V_{BE}$	$V_{CB} = 3 V$ $\left\{ \begin{array}{l} I_C = 50 \mu A \\ 1 mA \\ 3 mA \\ 10 mA \end{array} \right.$	-	0.630	0.700	V
			-	0.715	0.800	V
			-	0.750	0.850	V
			-	0.800	0.900	V
Temperature Coefficient of Base-to-Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	$V_{CB} = 3V, I_C = 1 mA$	-	-1.9	-	mV $^\circ C$
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 3V, I_E = 0$	-	0.002	100	nA
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1 mA, I_B = 0$	15	24	-	V
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\mu A, I_E = 0$	20	60	-	V
Collector-to-Substrate Breakdown Voltage	$V_{(BR)C1O}$	$I_C = 10\mu A, I_{C1} = 0$	20	60	-	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\mu A, I_C = 0$	5	7	-	V






# Linear Integrated Circuits

Monolithic Silicon

## CA3083L



### General-Purpose High-Current N-P-N Transistor Array

#### Applications

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Circuit Transistor Array" for suggested applications

RCA-CA3083L is the beam-lead version of the CA3083. It consists of a versatile array of five high-current (to 100 mA) n-p-n transistors on a common monolithic substrate. Independent connections for each transistor plus a separate terminal for the substrate permit maximum flexibility in circuit design.

#### Features

- High  $I_C$ : 100 mA max.
- Low  $V_{CEsat}$  (at 50 mA): 0.4 V typ.
- Transistor pair (Q1 and Q2):  
 $V_{IO} (\Delta V_{BE})$ : 1.2 mV typ.  
 $I_{IO}$  0.7  $\mu A$  typ.
- 5 independent transistors plus separate substrate connection
- Operation over the full military temperature range:  
 -55 to +125°C




Fig.8-1—Schematic diagram of CA3083L.




Fig.8-2—Terminal layout for CA3083L (16-lead configuration).

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

Ambient Temperature Range:

Operating .....	-55 to +125	$^\circ\text{C}$
Storage .....	-65 to +150	$^\circ\text{C}$

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage ( $V_{CEO}$ ) .....	15	V
Collector-to-Base Voltage ( $V_{CBO}$ ) .....	20	V
Collector-to-Substrate Voltage ( $V_{CIO}$ ) <sup>■</sup> .....	20	V
Emitter-to-Base Voltage ( $V_{EBO}$ ) .....	5	V
Collector Current ( $I_C$ ) .....	100	mA
Base Current ( $I_B$ ) .....	20	mA

<sup>■</sup> The collector of each transistor of the CA3083L is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.


**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			Min.	Typ.	Max.		
<b>For Each Transistor:</b>							
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 100\mu\text{A}, I_E = 0$	20	60	-	V	
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{mA}, I_B = 0$	15	24	-	V	
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIO}$	$I_{CI} = 100\mu\text{A}, I_B = 0, I_E = 0$	20	60	-	V	
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 500\mu\text{A}, I_C = 0$	5	6.9	-	V	
Collector-Cutoff-Current	$I_{CEO}$	$V_{CE} = 10\text{V}, I_B = 0$	-	-	10	$\mu\text{A}$	
Collector-Cutoff-Current	$I_{CBO}$	$V_{CB} = 10\text{V}, I_E = 0$	-	-	1	$\mu\text{A}$	
DC Forward-Current Transfer Ratio	$h_{FE}$	$V_{CE} = 3\text{V}$	$I_C = 10\text{mA}$	40	76	-	
			$I_C = 50\text{mA}$	40	75	-	
Base-to-Emitter Voltage	$V_{BE}$	$V_{CE} = 3\text{V}, I_C = 10\text{mA}$	0.65	0.74	0.85	V	

# Linear Integrated Circuits

Monolithic Silicon

## CA3084L



### Beam-Lead General-Purpose P-N-P Transistor Array

#### Applications

- General use in signal processing systems having low-power and low-frequency requirements
- Differential amplifiers
- Temperature compensated amplifiers
- Active loads for differential amplifiers using n-p-n transistors
- Complementary uses with RCA n-p-n transistor arrays

RCA CA3084L is the beam lead version of the CA3084, a general-purpose silicon p-n-p transistor array incorporating two independent transistors, a Darlington circuit, and a current-mirror pair with a shared diode. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

The CA3084L is particularly suited for applications in hybrid circuits where hermetic packaging, low cost, and reliable operation are prime considerations.

The two independent transistors in the array may be used in a variety of circuit applications. The Darlington pair may be employed as the equivalent of a single high-beta transistor. The current-mirror pair is well suited for

#### Features

- Matched transistor pair (Q1 and Q2)  
 $V_{IO}$  ( $V_{BE}$  matched):  $\pm 6.0$  mV max.  
 $I_{IO}$  (at 100  $\mu$ A):  $\pm 0.6$   $\mu$ A
- Wide operating current range
- Low noise figure — 3.2 dB typ. at 1 kHz
- Operation over the full military temperature range: -55 to +125°C

constant-current applications and can also be used as the active loads in a differential amplifier which uses n-p-n transistors.




Fig. 9-1— Schematic diagram of CA3084L




Fig. 9-2— Terminal layout for CA3084L (18-lead configuration)

**CAUTION:** Although RCA-CA3084L is electrically similar to CA3084, it is not a pin-for-pin replacement.

**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ C$**

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage ( $V_{CEO}$ )	.....	-40 V
Ambient Temperature Range:		
Operating	.....	-55° to +125°C
Storage	.....	-65 to +150°C
Collector-to-Base Voltage ( $V_{CBO}$ )	.....	-40V
Base-to-Substrate Voltage ( $V_{BIO}$ )*	.....	-40 V
Emitter-to-Base Voltage ( $V_{EBO}$ )	.....	-40 V
Collector Current ( $I_C$ )	.....	-10 mA

\*The base of each transistor of the CA3084L is isolated from the substrate by an integral diode. *The substrate must be connected to a voltage which is more negative than any base voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal 18 should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.*

**ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ C$   
For Equipment Design**


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
For Each Transistor:						
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = -10V, I_E = 0$	—	-0.055	-100	nA
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = -10V, I_B = 0$	—	-0.12	-100	nA
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_{CE} = -100\mu A, I_B = 0$	-40	-70	—	V
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_{CB} = -100\mu A, I_E = 0$	-40	-80	—	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_{EB} = -100\mu A, I_C = 0$	-40	-100	—	V
Emitter-to-Substrate Breakdown Voltage	$V_{(BR)EIO}$	$I_{EI} = 100\mu A$	-40	-100	—	V
Collector-to-Emitter Saturation Voltage	$V_{CEsat}$	$I_E = 1mA, I_B = 100\mu A$	—	-0.125	-0.25	V
Base-to-Emitter Voltage	$V_{BE}$	$I_E = 100\mu A, V_{CE} = -10V$	-0.50	-0.59	-0.68	V
DC Forward-Current Transfer Ratio	$h_{FE}$		15	40	—	
For Transistors Q1 and Q2 (As a Differential Amplifier):						
Magnitude of Input Offset Voltage	$ V_{IO} $	$I_E = 100\mu A, V_{CE} = -10V$	—	0.422	6	mV-
Input Offset Current	$I_{IO}$		-0.6	0	0.6	$\mu A$
For Transistors Q3 and Q4 (Current-Mirror Configuration):						
Collector Current Normalized	$I_C/I_{17}$	$V_{CE} = -5V, V_{CIO} = -5V$	0.85	1.00	1.15	—
Magnitude of Collector Current Ratio	$ I_C(Q3)/I_C(Q4) $	Term. 5 = Gnd. $I_{17} = -100\mu A$	0.90	1.00	1.10	
For Transistors Q5 and Q6 (Darlington Configuration):						
Collector-Cutoff Current	$I_{CEO}$	$V_{CE} = -10V, I_B = 0$	—	—	-1.0	$\mu A$
Base-to-Emitter Voltage	$V_{BE}$	$I_E = 100\mu A, V_{CE} = -10V$	0.92	1.07	1.20	V
DC Forward-Current Transfer Ratio	$h_{FE}$		100	1230	—	



# Linear Integrated Circuits

Monolithic Silicon

## CA3085L



### Positive Voltage Regulator

#### Applications


- Shunt voltage regulator
- Current regulator
- Switching voltage regulator
- High-current voltage regulator
- Combination positive and negative voltage regulator
- Dual tracking regulator
- Operation over the full military temperature range:  $-55$  to  $+125^{\circ}\text{C}$

RCA-CA3085L is the beam-lead version of the CA3085. It is designed specifically for service as a voltage regulator at output voltages ranging from 1.8 to 26 volts at currents up to 12 mA without the use of external pass transistors. However the CA3085L can provide voltage regulation at load currents greater than 100 mA with the use of suitable external pass transistors. The voltage regulators provide important features such as: frequency compensation, short-circuit protection, temperature-compensated reference voltage, current limiting, and booster input. These devices are useful in a wide range of applications for regulating high-current, switching, shunt, and positive and negative voltages. They are also applicable for current and dual-tracking regulation.

#### Features

- Excellent temperature coefficient
- Input and output short-circuit protection
- Load and line regulation: 0.025%
- Adjustable output voltage

It should be noted that the CA3085L chip has eleven active circuit-access terminals, whereas the CA3085 Series packaged units have only eight access terminals. The additional terminals in the CA3085L provide greater flexibility in circuit applications.



**Caution:** Although RCA-CA3085L is electrically similar to the CA3085, it is not a pin-for-pin replacement.

Fig.10-1—Terminal layout for CA3085L (18-lead configuration).




Fig.10-2—Schematic diagram of CA3085L.

**MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES at  $T_A = 25^\circ\text{C}$**

Temperature Range

Operating ..... -55 to +125°C

Storage ..... -65 to +150°C

Unregulated Input Voltage ..... 30 V

**Maximum Voltage Ratings:**

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical Terminal No. 14 and horizontal Terminal No. 1 and 17 is +3 to -10 volts.

**MAXIMUM VOLTAGE RATINGS**

TERM- INAL No.	7	10	11	14	15	16	1&17	2	4	6
7	-	*	*	*	*	*	*	*	*	+10 0
10	-	-	+5 -5	*	*	*	*	*	*	*
11	-	-	-	*	*	*	*	*	*	*
14	-	-	-	-	+3 -10	+10 -1	+3 -10	*	*	+30 0
15	-	-	-	-	-	+5 -1	*	*	*	*
16	-	-	-	-	-	-	+3 -10	*	*	*
1&17	-	-	-	-	-	-	-	+10 -30	0 -30	+30 0
2	-	-	-	-	-	-	-	-	-	+30 0
4	-	-	-	-	-	-	-	-	-	+30 0
6	-	-	-	-	-	-	-	-	-	Sub- strate

\* Voltages are not normally applied between these terminals; however, voltages appearing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.

**MAXIMUM CURRENT RATINGS**

TERM- INAL No.	$I_{IN}$ mA	$I_{OUT}$ mA
7	10	1
10	1	-0.1
11	1	-0.1
14	1	-1
15	0.1	10
16	-	-
1&17	20	150
2	150	60
4	150	60
6	-	-

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS		
		$T_A = 25^\circ\text{C}$ [Unless indicated otherwise]		MIN.	TYP.	MAX.
Reference Voltage	$V_{REF}$	$V^+_{IN} = 15\text{V}$		1.4	1.6	1.8
Quiescent Regulator Current	$I_{quiescent}$	$V^+_{IN} = 30\text{V}$		—	3.3	4.5
Input Voltage Range	$V_{IN}(\text{range})$	—		7.5	—	30
Maximum Output Voltage	$V_{O(\text{max.})}$	$V^+_{IN} = 30$ Term. No. 6 to Gnd.	$R_L = 365\ \Omega$	26	27	—
Minimum Output Voltage	$V_{O(\text{min.})}$	$V^+_{IN} = 30\text{V}$		—	1.6	1.8
Input Output Voltage Differential	$V_{IN} - V_{OUT}$	—		4	—	28
Limiting Current	$I_{LIM}$	$V^+_{IN} = 16\text{V}, V^+_{OUT} = 10\text{V}$ $R_{SCP}^* = 6\ \Omega$		—	96	120
Load Regulation <sup>●</sup>	—	$I_L = 1$ to $12\text{mA}, R_{SCP} = 0$		—	0.003	0.1
Line Regulation <sup>▲</sup>	—	$I_L = 1\text{mA}, R_{SCP} = 0$		—	0.025	0.1
		$I_L = 1\text{mA}, R_{SCP} = 0$ $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$		—	0.04	0.15
Equivalent Noise Output Voltage	$V_{NOISE}$	$V^+_{IN} = 25\text{V}$	$C_{REF} = 0$	—	0.5	—
			$C_{REF} = 0.22\ \mu\text{F}$	—	0.3	—
Ripple Rejection	—	$V^+_{IN} = 25\text{V}$ $f = 1\text{kHz}$	$C_{REF} = 0$	—	50	—
			$C_{REF} = 2\ \mu\text{F}$	—	56	—
Output Resistance	$r_o$	$V^+_{IN} = 25\text{V}, f = 1\text{kHz}$		—	0.075	1.1
Temperature Coefficient of Reference and Output Voltages	$\Delta V_{REF}, \Delta V_O$	$I_L = 0, V_{REF} = 1.6\text{V}$		—	0.0035	—
Load Transient Recovery Time:						
Turn On	$t_{ON}$	$V^+_{IN} = 25\text{V}, +50\text{mA Step}$		—	1	—
Turn Off	$t_{OFF}$	$V^+_{IN} = 25\text{V}, -50\text{mA Step}$		—	3	—
Line Transient Recovery Time:						
Turn On	$t_{ON}$	$V^+_{IN} = 25\text{V}, f = 1\text{kHz}, 2\text{V Step}$		—	0.8	—
Turn Off	$t_{OFF}$			—	0.4	—

\* RSCP: Short-circuit protection resistance


$$\bullet \text{ Load Regulation} = \frac{\Delta V_{OUT}}{V_{OUT}(\text{initial})} \times 100\%$$

$$\blacktriangle \text{ Line Regulation} = \frac{(\Delta V_{OUT})}{[V_{OUT}(\text{initial})] (\Delta V_{IN})} \times 100\%$$

# Linear Integrated Circuits

Monolithic Silicon

## CA3741L



### Beam-Lead Operational Amplifier

#### High-Gain Operational Amplifier With Internal Phase Compensation

FOR MILITARY, INDUSTRIAL AND CONSUMER APPLICATIONS

#### Applications

- Comparator
- Integrator or differentiator
- Summing amplifier
- DC amplifier
- Multivibrator
- Narrow-band or band-pass filter

RCA CA3741L is the beam-lead version of the CA3741T, general-purpose high-gain, monolithic operational amplifier which features internal phase compensation. In addition it provides output short-circuit protection, and latch-free operation. This type also features large common mode and differential mode signal ranges and has a low offset voltage and nulling capability. The CA3741L consists of a differential-input amplifier with an effectively double-ended output that drives a gain and level-shifting stage having a complementary emitter-follower output. The beam leads of this device are formed as an integral part of the IC chip during the batch fabrication process.

#### Features

- No external phase compensation required.
- Open-loop voltage gain: 50,000 min.
- Input bias current: 500 nA max.
- Input offset current: 200 nA max.
- Input offset voltage: 5 mV max.
- Operation over the full military temperature range: -55 to +125°C




Fig. 9-1— Terminal layout for CA3741L (22-lead configuration)




Fig. 9-2— Schematic diagram of CA3741L

**CAUTION:** Although RCA-CA3741L is electrically similar to CA3741T, it is not a pin-for-pin replacement.



**MAXIMUM RATINGS, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$**

DC Supply Voltage (between  $V^+$  and  $V^-$  terminals) . . . . . 44 V  
 Differential Input Voltage . . . . .  $\pm 30$  V  
 DC Input Voltage\* . . . . .  $\pm 15$  V  
 Output Short-Circuit Duration<sup>⚡</sup> . . . . . No limitation

Voltage between Offset Null and  $V^-$  . . . . .  $\pm 0.5$  V  
 Temperature Range:  
 Operating . . . . .  $-55$  to  $+125^\circ\text{C}$   
 Storage . . . . .  $-65$  to  $+150^\circ\text{C}$

\*If Supply Voltage is less than  $\pm 15$  volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.

<sup>⚡</sup>Short circuit may be applied to ground or to either supply.

**ELECTRICAL CHARACTERISTICS  
 For Equipment Design**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		LIMITS			UNITS
		SUPPLY VOLTS: $V^+ = 15, V^- = -15$		MIN.	TYP.	MAX.	
		AMBIENT TEMPERATURE ( $T_A$ )					
Input Offset Voltage	$V_{IO}$	$R_S \leq 10\text{ k}\Omega$	$25^\circ\text{C}$	—	1	5	mV
			$-55$ to $+125^\circ\text{C}$	—	1	6	
Input Offset Current	$I_{IO}$		$25^\circ\text{C}$	—	20	200	nA
			$-55^\circ\text{C}$	—	85	500	
			$+125^\circ\text{C}$	—	7	200	
Input Bias Current	$I_I$		$25^\circ\text{C}$	—	80	500	nA
			$-55^\circ\text{C}$	—	300	15000	
			$+125^\circ\text{C}$	—	30	500	
Input Resistance	$R_I$			0.3	2	—	M $\Omega$
Open-Loop Differential Voltage Gain	AOL	$R_L \geq 2\text{ k}\Omega$ $V_O = \pm 10\text{ V}$	$25^\circ\text{C}$	50,000	200,000	—	
			$-55$ to $+125^\circ\text{C}$	25,000	—	—	
Common-Mode Input Voltage Range	$V_{ICR}$		$25^\circ\text{C}$	—	—	—	V
			$-55$ to $+125^\circ\text{C}$	$\pm 12$	$\pm 13$	—	
Common-Mode Rejection Ratio	CMRR	$R_S \leq 10\text{ k}\Omega$	$25^\circ\text{C}$	—	—	—	dB
			$-55$ to $+125^\circ\text{C}$	70	90	—	
Supply Voltage Rejection Ratio	$V_{RR}$	$R_S \leq 10\text{ k}\Omega$	$25^\circ\text{C}$	—	—	—	$\mu\text{V/V}$
			$-55$ to $+125^\circ\text{C}$	—	30	150	
Output Voltage Swing	$V_O(\text{P-P})$	$R_L \geq 10\text{ k}\Omega$	$25^\circ\text{C}$	—	—	—	V
			$-55$ to $+125^\circ\text{C}$	$\pm 12$	$\pm 14$	—	
		$R_L \geq 2\text{ k}\Omega$	$25^\circ\text{C}$	—	—	—	
			$-55$ to $+125^\circ\text{C}$	$\pm 10$	$\pm 13$	—	
Supply Current			$25^\circ\text{C}$	—	1.7	2.8	mA
			$-55^\circ\text{C}$	—	2	3.3	
			$+125^\circ\text{C}$	—	1.5	2.5	
Device Dissipation	$P_D$		$25^\circ\text{C}$	—	50	85	mW
			$-55^\circ\text{C}$	—	60	100	
			$+125^\circ\text{C}$	—	45	75	



---


# **MOS Field-Effect (MOS/FET) Devices**

**RCA**  
Solid State  
Division

# MOS Field-Effect Transistors

N-Channel Depletion Types

**3N128**  
**3N143**



## Silicon MOS Transistors

For Amplifier, Mixer, & Oscillator Applications in  
Military & Industrial VHF Communications Equipment  
Operating up to 250 MHz

### Applications

- VHF amplifiers, mixers, converters and if-amplifiers in communication receivers.
- High-impedance timing circuits
- Detectors, oscillators, frequency multipliers, phase splitters, pulse stretchers and current limiters
- Electrometer amplifiers
- Voltage-controlled attenuators
- High impedance differential amplifiers

RCA-3N128 and 3N143 are N-channel depletion-type silicon insulated-gate field-effect transistors utilizing the MOS\* construction. The 3N128 is intended primarily for VHF amplifier service in military and industrial applications. It also is extremely well suited for use in dc and low-frequency amplifier applications requiring a transistor having high power gain, very high input impedance, and low gate leakage.

The 3N143 is designed for use as a VHF mixer and oscillator. Because of their improved transfer characteristic and increased dynamic range the 3N128 and 3N143 provide substantially better cross-modulation performance in linear amplifier applications than conventional (bipolar) transistors and are free from diode-current loading common to junction type FET's. These transistors are hermetically sealed in JEDEC TO-72 metal packages.

Application data for RCA-3N128, including biasing requirements, basic circuit configurations, selection of optimum operating point, and methods for automatic gain control are given in RCA Application Note AN-3193, "Application Considerations for the RCA-3N128 VHF MOS Field-Effect Transistor".

\* Metal-Oxide-Semiconductor.

### Performance Features

- Large dynamic range
- Greatly reduces spurious responses in receiver front ends
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior crossmodulation capability

### Device Features

- Low noise figure (3N128) — 3.5 dB typ. at 200 MHz
- High VHF amplifier gain (3N128) — 16 dB typ. at 200 MHz
- Low input capacitance — 5.5 pF typ.
- High transconductance — 7500  $\mu\text{mho}$  typ.
- High input resistance —  $10^{14} \Omega$  typ.
- High conversion gain (3N143, mixer) — 13.5 dB typ. at 200 MHz

### Maximum Ratings, Absolute-Maximum Values at $T_A = 25^\circ\text{C}$ :

*DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	+20	V
*DRAIN-TO-GATE VOLTAGE, $V_{DG}$ . . . . .	+20	V
*GATE-TO-SOURCE VOLTAGE, $V_{GS}$ :		
Continuous dc . . . . .	+1, -8	V
Peak ac . . . . .	$\pm 15$	V
*DRAIN CURRENT, $I_D$ . . . . .	50	mA

### \*TRANSISTOR DISSIPATION, $P_T$ :

At Ambient up to $25^\circ\text{C}$ . . . . .	330	mW
Temperatures above $25^\circ$ . . . . .	Derate 2.2	mW/ $^\circ\text{C}$

### \*AMBIENT TEMPERATURE RANGE:

Storage and Operating . . . . .	-65 to +175	$^\circ\text{C}$
---------------------------------	-------------	------------------

### \*LEAD TEMPERATURE (During soldering):

At distances not closer than 1/32 inch to seating surface for 10 seconds maximum . . . . .	265	$^\circ\text{C}$
--	-----	------------------


\*In accordance with Jecdec Registration Data Format JS9-RDF11B.

**ELECTRICAL CHARACTERISTICS: ( $A \pm T_A = 25^\circ\text{C}$ )**

Measured with Substrate Connected to Source Unless Otherwise Specified.

CHARACTERISTIC	SYMBOL	CONDITIONS	LIMITS						UNITS
			3N128			3N143			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
* Gate Leakage Current	$I_{GSS}$	$V_{DS} = 0, V_{GS} = -8\text{ V } T_A = 25^\circ\text{C}$ $V_{DS} = 0, V_{GS} = -8\text{ V } T_A = 125^\circ\text{C}$	-	0.1	50	-	0.1	1000	pA nA
* Zero-Bias Drain Current	$I_{DSS}$	$V_{DS} = 15\text{ V}, V_{GS} = 0$	5	15	25	5	15	30	mA
* Drain-to-Source Cutoff Current	$I_D(\text{off})$	$V_{DS} = 20\text{ V}, V_{GS} = -8\text{ V}$	-	-	50	-	-	50	$\mu\text{A}$
* Gate-to-Source Cutoff Voltage	$V_{GS}(\text{off})$	$V_{DS} = 15\text{ V}, I_D = 50\ \mu\text{A}$	-0.5	-3	-8	-0.5	-3	-8	V
* Forward Transconductance	$g_{fs}$	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 1\text{ kHz}$	5,000	7,500	12,000	5,000	7,500	12,000	$\mu\text{mho}$
* Drain-to-Source Channel Resistance	$r_{DS(\text{on})}$	$V_{DS} = 0, V_{GS} = 0, f = 1\text{ kHz}$	-	200	-	-	200	-	$\Omega$
* Small-Signal Short-Circuit Reverse Transfer Capacitance $\blacktriangle$	$C_{RSS}$	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 0.1\text{ to }1\text{ MHz}$	0.15	0.25	0.35	0.12	0.25	0.38	pF
* Small-Signal Short-Circuit Input Capacitance	$C_{ISS}$	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 0.1\text{ to }1\text{ MHz}$	-	5.5	7	-	5.5	7	pF
* Input Admittance	$Y_{is}$	Common-Source Configuration $f = 200\text{ MHz}$	-	0.4 + J7.3	-	-	-	-	mmho
* Forward Transfer Admittance	$Y_{ss}$	$V_{os} = 15\text{ Volts}$	-	7 - J2	-	-	-	-	mmho
* Output Admittance	$Y_{os}$	$I_D = 5\text{ mA}$	-	0.28 + J1.8	-	-	-	-	mmho
* Maximum Available Power Gain	MAG	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 200\text{ MHz}$	-	21	-	-	-	-	dB
* Insertion Power Gain (Fixed Neutralization) See Fig. 1	$G_{PS}$		13.5	16	-	-	-	-	dB
Power Gain (Conversion (See Fig. 3))	$G_{PS(c)}$	$V_{DS} = 15\text{ V}, I_D = 1\text{ mA}, f_{in} = 200\text{ MHz}$ $f_{out} = 30\text{ MHz}$	-	-	-	10	13.5	-	dB
Noise Figure (See Fig. 1 & 2)	NF	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 200\text{ MHz}$	-	3.5	5	-	-	-	-

\*In accordance with JEDEC Registration Data Format JS9-RDF-11B.

 $\blacktriangle$ Three-Terminal Measurement: Source Returned to Guard Terminal.


All Resistors in ohms and 1/4 W unless otherwise specified. All Capacitors in pF.

\* TUBULAR CERAMIC  
\* DISC CERAMIC

92CS-14892R1

 $C_1, C_2$ : 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent $C_3$ : 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent $C_4, C_5$ : 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent $L_1$ : 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from  $C_1$  end of winding $L_2$ : Same as  $L_1$  except winding length approx. 0.7"; no tap.


Fig. 1 - Test circuit used to measure 200-MHz maximum usable power gain and noise figure for 3N128



\* SEE FIG. 1 FOR CIRCUIT

92CS-14891

Fig. 2 - Noise figure measurement setup for 3N128




$L_1 = 4$  Turns  $1/4''$  dia.,  $3/8''$  long  
No. 22 Bare-Tinned Wire  
 $Q = 3N143$

$V_{DD} = +16$  V

92CS-14838


Fig. 3 - Conversion power gain test circuit for 3N143

Typical Characteristics for Types 3N128 and 3N143



92CS-16090


Fig. 4 - Drain current vs. drain-to-source voltage



92CS-16091


Fig. 5 - Drain current vs. gate-to-source voltage ( $V_{GS}$ )

Typical Y-Parameters for Types 3N128 and 3N143



92CS-16092

Fig. 6 - Forward transconductance vs. gate bias voltage



92CS-16093

Fig. 7 - Forward transconductance vs. drain current

Typical Y-Parameters for Types 3N128 and 3N143




Fig. 8 - Input admittance vs. drain current




Fig. 9 - Input admittance vs. drain-to-source voltage




Fig. 10 - Reverse transmittance vs. drain current




Fig. 11 - Reverse transmittance vs. drain-to-source voltage




Fig. 12 - Forward transmittance vs. drain current




Fig. 13 - Forward transmittance vs. drain-to-source voltage

Typical Characteristics for Types 3N128 and 3N143




Fig. 14 - Output admittance vs. drain current





Fig. 15 - Output admittance vs. drain-to-source voltage

OPERATING CONSIDERATIONS

The flexible leads of the 3N128 and 3N143 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.


This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the device.

TERMINAL DIAGRAM



- 1 - Drain
- 2 - Source
- 3 - Insulated Gate
- 4 - Bulk (Substrate) and Case

DIMENSIONAL OUTLINE  
JEDEC TO-72



Dimensions in inches and millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.188 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.





# MOS Field-Effect Transistors

## 3N138

### Applications

- Servo Amplifiers
- Telemetry Amplifiers
- Computer Operational Amplifiers
- Sampling Circuits
- Electrometer Amplifiers

### Features

- excellent thermal stability
- zero inherent offset voltage
- low leakage current: 10 pA max.
- low "on" resistance —  
 $r_{DS(on)} = 240\Omega$  typ. ( $V_{GS} = 0V$ )
- high "off" resistance —  
 $R_{DS(off)} = 10^{10}\Omega$  typ.
- low feedback capacitance —  
 $C_{FBS} = 0.18pF$  typ.
- low input capacitance —  
 $C_{ISS} = 3pF$  typ.

RCA-3N138 is a silicon, insulated-gate field-effect transistor of the N-channel depletion type, utilizing the MOS\* construction. It is intended primarily for critical chopper and multiplex applications up to 60MHz.

The insulated gate provides a very high value of input resistance ( $10^{14}$  ohms typ.) which is relatively insensitive to temperature and is independent of gate-bias conditions (positive, negative, or zero bias). The 3N138 also features extremely low feed-through capacitance (0.18pF typ.) and zero inherent offset voltage.


The 3N138 is hermetically sealed in the JEDEC TO-72 package and features a gate metallization that covers the entire source-to-drain channel.

\* Metal-Oxide-Semiconductor.

## SILICON INSULATED-GATE FIELD-EFFECT TRANSISTOR N-Channel Depletion Type

For Critical Chopper Applications and  
Multiplex Service up to 60 MHz:

in Military Communications, Navigation,  
and Instrumentation Equipment  
in Industrial Instrumentation and Control Circuits



JEDEC  
TO-72

### Maximum Ratings, Absolute-Maximum Values:

(Substrate connected to source unless otherwise specified)

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$	+35 max.	V
DRAIN-TO-SUBSTRATE VOLTAGE, $V_{DB}$	+35, -0.3 max.	V
SOURCE-TO-SUBSTRATE VOLTAGE, $V_{SB}$	+35, -0.3 max.	V
DC GATE-TO-SOURCE VOLTAGE, $V_{GS}$	$\pm 10$ max.	V
PEAK GATE-TO-SOURCE VOLTAGE, $V_{GS}$	$\pm 14$ max.	V
PEAK VOLTAGE, GATE-TO-ALL OTHER TERMINALS: $V_{GS}$ , $V_{GD}$ , $V_{GB}$ , non-repetitive	$\pm 45$ max.	V
DRAIN CURRENT, $I_D$ (Pulse duration 20 ms, duty factor $\leq 0.10$ )	50 max.	mA
TRANSISTOR DISSIPATION, $P_T$ : At ambient temperatures up to 25°C	330 max.	mW
above 25°C	Derate linearly at 2.2 mW/°C	
AMBIENT TEMPERATURE RANGE:		
Storage	-65 to +150	°C
Operating	-65 to +125	°C
LEAD TEMPERATURE (During Soldering):		
At distances $\geq 1/32$ " to seating surface for 10 seconds max.	265 max.	°C

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified. Substrate Connected to Source.**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS Type 3N138			UNITS
			Min.	Typ.	Max.	
Gate-Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10, V_{DS} = 0, T_A = 25^\circ\text{C}$ $V_{GS} = \pm 10, V_{DS} = 0, T_A = 125^\circ\text{C}$	— —	0.1 20	10 200	pA pA
Drain-to-Source "ON" Resistance	$r_{DS(on)}$	$V_{GS} = 0, V_{DS} = 0, f = 1\text{ KHz}, T_A = 25^\circ\text{C}$ $V_{GS} = +10, V_{DS} = 0, f = 1\text{ KHz}, T_A = 25^\circ\text{C}$ $V_{GS} = 0, V_{DS} = 0, f = 1\text{ KHz}, T_A = 125^\circ\text{C}$	— — —	240 135 350	350 — —	$\Omega$ $\Omega$ $\Omega$
Drain-to-Source "OFF" Resistance	$R_{DS(off)}$	$V_{GS} = -10, V_{DS} = +1$	$2 \times 10^8$	$10^{10}$	—	$\Omega$
Drain-to-Source Cutoff Current	$I_D(off)$	$V_{GS} = -10, V_{DS} = +1, T_A = 25^\circ\text{C}$ $V_{GS} = -10, V_{DS} = +1, T_A = 125^\circ\text{C}$	— —	0.01 0.01	5 0.5	nA $\mu\text{A}$
Small-Signal, Short-Circuit, Reverse Transfer Capacitance	$C_{rss}$	$V_{GS} = -10, V_{DS} = 0, f = 1\text{ MHz}$	—	0.25	0.4	pF
Small-Signal, Short-Circuit, Input Capacitance	$C_{iss}$	$V_{GS} = -10, V_{DS} = 0, f = 1\text{ MHz}$	—	3	5	pF
Zero-Gate-Bias Forward Transconductance	$g_{fs}$	$V_{DS} = 12, I_D = 5\text{ mA}$	—	6000	—	$\mu\text{mho}$
Offset Voltage	$V_0$	$V_{GS} = \pm 10, V_{DS} = 0$	—	0*	—	V

\* In measurements of Offset Voltage, thermocouple effects and contact potentials in the measurement setup may cause erroneous readings of 1 microvolt or more. These errors may be minimized by the use of solder having a low thermal e.m.f., such as Leeds & Northrup No. 107-1.0.1, or equivalent.

**OPERATING CONSIDERATIONS**

The flexible leads of the 3N138 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the device against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the device.




Fig. 1 — Drain Current vs Gate-to-Source Voltage




Fig. 2 — Low-Level Drain Current vs Drain-to-Source Voltage




Fig. 3 — Drain-to-Source Static Resistance vs Gate-to-Source Voltage




Fig. 4 — 1 KHz forward transconductance vs drain current




Fig. 5 – Drain Current vs Drain Voltage





Fig. 6 – Drain Current vs Gate-to-Source Voltage

**DIMENSIONAL OUTLINE  
JEDEC TO-72**



Dimensions in inches and millimeters


**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.

**TERMINAL DIAGRAM**



- 1 - Drain
- 2 - Source
- 3 - Insulated Gate
- 4 - Bulk (Substrate) and Case



# MOS Field-Effect Transistors

## 3N139

RCA 3N139 is a silicon, insulated-gate field-effect transistor of the N-channel depletion type, utilizing the MOS\* construction. It is a general purpose transistor especially suited for audio, video, and rf applications, and for wide-band amplifier designs. The insulated gate provides a very high input resistance ( $10^{14} \Omega$  typ.) which is relatively insensitive to temperature and is independent of gate-bias conditions (positive, negative, or zero bias). The 3N139 also has a high transconductance, a low value of input capacitance (3 pF typ.), and a very low feedback capacitance (0.19 pF typ.).

The 3N139 is hermetically sealed in the standard 4-lead JEDEC TO-72 package.


### Maximum Ratings, Absolute-Maximum Values:

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . .	+35 max.	V
DRAIN-TO-SUBSTRATE VOLTAGE, $V_{DB}$	+35, -0.3 max.	V
SOURCE-TO-SUBSTRATE VOLTAGE, $V_{SB}$ . . . . .	+35, -0.3 max.	V
DC GATE-TO-SOURCE VOLTAGE, $V_{GS}$ .	$\pm 10$ max.	V
PEAK GATE-TO-SOURCE VOLTAGE, $V_{GS}$	$\pm 14$ max.	V
PEAK VOLTAGE, GATE-TO-ALL OTHER TERMINALS; $V_{GS}$ , $V_{GD}$ , $V_{GB}$ , non-repetitive . . . . .	$\pm 42$ max.	V
DRAIN CURRENT, $I_D$ . . . . .	50 max.	mA
TRANSISTOR DISSIPATION, $P_T$ :		
At ambient temperatures up to 25°C . . . . .	330	mW
above 25°C . . . . .	Derate linearly at 2.2 mW/°C	
AMBIENT TEMPERATURE RANGE:		
Storage . . . . .	-65 to +175	°C
Operating . . . . .	-65 to +175	°C
LEAD TEMPERATURE (During Soldering):		
At distance not closer than 1/32 inch to seating surface for 10 seconds max. . .	265 max.	°C

\* Metal-Oxide-Semiconductor

## SILICON MOS TRANSISTOR

For Audio, Video, and  
RF Amplifier Applications



JEDEC  
TO-72


in Military Communications,  
Instrumentation, & Navigation Equipment  
in Mobile and Fixed Communication  
Equipment  
in Industrial Instrumentation and  
Control Circuits

### FEATURES

- high input resistance  
 $R_{GS} = 10^{14} \Omega$  typ.
- low input capacitance  
 $C_{iss} = 3$  pF typ.
- low feedback capacitance  
 $C_{rss} = 0.2$  pF typ.
- low gate leakage current  
 $I_{GSS} = 0.1$  nA typ.
- high drain-to-source voltage: +35 max. V


**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$  Unless Otherwise Specified. Bulk (Substrate) Connected to Source**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS				LIMITS			UNITS
		FREQUENCY	DC DRAIN-TO-SOURCE VOLTAGE	DC GATE-TO-SOURCE VOLTAGE	DC DRAIN CURRENT	Min.	Typ.	Max.	
		f MHz	$V_{DS}$ V	$V_{GS}$ V	$I_D$ mA				
Drain-to-Source Cutoff Current	$I_{D(off)}$		15	-8		—	—	50	$\mu\text{A}$
Zero-Bias Drain Current*	$I_{DSS}$		15	0		5	15	25	mA
Gate Reverse Current	$I_{GSS}$	$T_A = 25^\circ\text{C}$	0	$\pm 10$		—	—	1	nA
		$T_A = 100^\circ\text{C}$	0	$\pm 10$		—	—	100	nA
Gate-to-Source Cutoff Voltage	$V_{GS(off)}$		15		0.05	-2	-4	-6	V
Small-Signal, Short-Circuit Reverse-Transfer Capacitance (Drain-to-Gate)	$C_{rss}$	1	15		5	0.05	0.2	0.4	pF
Input Resistance	$r_{in}$	100	15		5		12	—	k $\Omega$
Input Capacitance	$C_{iss}$	100	15		5	—	3	10	pF
Output Resistance	$r_{on}$	100	15		5		6	—	k $\Omega$
Output Capacitance	$C_{oss}$	100	15		5	—	1.4	—	pF
Forward Transconductance	$g_{fs}$	1 kHz	15		5		5	—	mmho



92CS-19725

Fig. 1 - Reverse Transadmittance vs Frequency



92CS-19723

Fig. 2 - Reverse Transadmittance vs Drain Current




Fig. 3 – Reverse Transmittance vs Drain-Source Voltage




Fig. 4 – Input Admittance vs Frequency




Fig. 5 – Input Admittance vs Drain-Source Voltage




Fig. 6 – Input Admittance vs Drain Current




Fig. 7 – Output Conductance vs Frequency




Fig. 8 – Output Admittance vs Drain-Source Voltage




Fig. 9 — Output Admittance vs Drain Current




Fig. 10 — Forward Transadmittance vs Drain-Source Voltage




Fig. 11 — Forward Transadmittance vs Drain Current




Fig. 12 — Forward Transadmittance vs Frequency




Fig. 13 — Drain Current vs Drain Voltage




Fig. 14 — Drain Current vs Gate-to-Source Voltage






Fig. 15 – 1 KHz forward transconductance vs drain current





Fig. 16 – 1 KHz forward transconductance vs gate-to-source voltage

**DIMENSIONAL OUTLINE  
JEDEC TO-72**



Dimensions in inches and millimeters


**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.

**NEW TERMINAL ARRANGEMENT**




- 1 - Drain
- 2 - Source
- 3 - Insulated Gate
- 4 - Bulk (Substrate) and Case



# MOS Field-Effect Transistors

N-Channel Depletion Type

## 3N142



### Silicon MOS Transistor

For Industrial and Military Applications to 175 MHz

#### Applications

- RF amplifier, Mixer, and Oscillator in:
  - CB and Mobile Communication Receivers
  - Aircraft and Marine Receivers
  - CATV and MATV Equipment
- Industrial Control Circuits
- Variable Attenuators
- Current Limiters
- Instrumentation Equipment
- High-Impedance Timing Circuits

#### Performance Features

- Large dynamic range
- Enhanced signal-handling capability for low cross-modulation
- Dual-polarity gate permits positive and negative swing without degradation of input impedance
- Reduced spurious responses in FM receivers
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability for critical oscillator designs

#### Device Features

- High input resistance - 1000 megohms
- Low feedback capacitance - 0.35 pF max.
- Low noise figure - 2.5 dB typ.
- High useful power gain - neutralized - 16 dB min. at 100 MHz
- Hermetically sealed TO - 72 metal package

The 3N142 is a silicon, insulated-gate field-effect transistor of the N-channel depletion type utilizing the MOS<sup>2</sup> construction.

The 3N142 is intended primarily for use as the rf amplifier in FM receivers and general amplifier applications at frequencies up to 175 MHz.

The wide dynamic range of the 3N142 reduces cross-modulation effects in AM receivers and minimizes the generation of spurious responses in FM receivers.

■ Metal-Oxide-Semiconductor

Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$

* DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	+20	V
* DRAIN-TO-GATE VOLTAGE, $V_{DG}$ . . . . .	+20	V
* GATE-TO-SOURCE VOLTAGE, $V_{GS}$ :		
Continuous . . . . .	+1 to -8	V
Peak ac . . . . .	$\pm 15$	V
* DRAIN CURRENT, $I_D$ . . . . .	50	mA
* TRANSISTOR DISSIPATION, $P_T$ :		
At ambient } up to $25^\circ\text{C}$ . . . . .	330	mW
temperatures } above $25^\circ\text{C}$ . . . . .	Derate at 2.2mW/ $^\circ\text{C}$	
* AMBIENT TEMPERATURE RANGE:		
Storage . . . . .	-65 to +175	$^\circ\text{C}$
Operating . . . . .	-65 to +175	$^\circ\text{C}$

\* LEAD TEMPERATURE (During Soldering):  
 At distances  $\geq 1/32"$  from seating surface for 10 seconds max. . . . . 265  $^\circ\text{C}$


\* In accordance with JEDEC Registration Data Format JS-9 RDF11-B

**ELECTRICAL CHARACTERISTICS: (At  $T_A = 25^\circ\text{C}$ )**

Measured with Substrate Connected to Source Unless Otherwise Specified.

CHARACTERISTICS	SYMBOLS	CONDITIONS	LIMITS			UNITS
			Min.	Typ.	Max.	
* Gate Leakage Current	$I_{GSS}$	$V_{DS} = 0, V_{GS} = -8\text{ V}, T_A = 25^\circ\text{C}$	-	0.0001	1	nA
		$V_{DS} = 0, V_{GS} = -8\text{ V}, T_A = 125^\circ\text{C}$	-	-	200	nA
		$V_{DS} = 0, V_{GS} = +1, T_A = 25^\circ\text{C}$	-	0.0001	1	nA
		$V_{DS} = 0, V_{GS} = +1, T_A = 125^\circ\text{C}$	-	-	200	nA
* Zero-Bias Drain Current**	$I_{DSS}$	$V_{DS} = 15\text{ V}, V_{GS} = 0$	5	15	25	mA
* Drain-to-Source Cutoff Current	$I_{D(off)}$	$V_{DS} = 20\text{ V}, V_{GS} = -8\text{ V}$	-	-	50	$\mu\text{A}$
* Gate-to-Source Cutoff Voltage	$V_{GS(off)}$	$V_{DS} = 15\text{ V}, I_D = 50\ \mu\text{A}$	-0.5	-3	-8	V
* Forward Transconductance	$g_{fs}$	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 1\text{ kHz}$	5000	7500	12,000	$\mu\text{mho}$
* Drain-to-Source Channel Resistance	$r_{DS(on)}$	$V_{DS} = 0, V_{GS} = 0, f = 1\text{ kHz}$	-	200	-	$\Omega$
* Small-Signal Short-Circuit Reverse Transfer Capacitance <sup>†</sup>	$C_{rss}$	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 0.1\text{ to }1\text{ MHz}$	0.10	0.22	0.35	pF
* Small-Signal Short-Circuit Input Capacitance	$C_{iss}$	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 0.1\text{ to }1\text{ MHz}$	-	5.5	7	pF
* Input Admittance	$Y_{is}$	Common Source Configuration $f = 100\text{ MHz}$ $V_{DS} = 15\text{ V}$ $I_D = 5\text{ mA}$	-	0.155+J3.45	-	mmho
* Forward Transfer Admittance	$Y_{fs}$		-	7.5-J0.9	-	mmho
* Output Admittance	$Y_{os}$		-	0.21+J0.9	-	mmho
* Maximum Available Power Gain	MAG	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 100\text{ MHz}$	-	26	-	dB
* Maximum Usable Power Gain (Fixed Neutralization)	MUG		-	17	-	
* Insertion Power Gain** (Fixed Neutralization)	$G_{ps}$		16	-	-	dB
* Noise Figure**	NF	$V_{DS} = 15\text{ V}, I_D = 5\text{ mA}, f = 100\text{ MHz}$	-	2.5	4	dB

\* In accordance with JEDEC Registration Data Format JS-9 RDF-11B † Three-Terminal Measurement: Source Returned to Guard Terminal  
\*\* See Fig. 1



- T<sub>1</sub> N<sub>1</sub> = 6 Turns #20 Tinned Copper Wire; ¼" I.D. ½" Long  
Q<sub>0</sub> = 205, N<sub>1</sub>/N<sub>2</sub> = 4.85
- T<sub>2</sub> N<sub>1</sub> + N<sub>4</sub> = 6½ Turns #20 Tinned Copper Wire ¼" I.D. 9/16" Long  
Q<sub>0</sub> = 190 N<sub>1</sub>/N<sub>2</sub> = 1.9 N<sub>1</sub>/N<sub>3</sub> = 12.3 N<sub>1</sub>/N<sub>4</sub> = 8
- C<sub>1</sub> = 10 pF Variable Air Capacitor (Hammarlund Mac-10 or Equivalent)
- C<sub>2</sub> = 5 pF Variable Air Capacitor (Hammarlund Mac-5 or Equivalent)
- C<sub>3</sub> = 0.7-3 pF Piston-Type Variable Air Capacitor (Erie 535C or Equivalent)
- Q = 3N142

Fig. 1 - Test Set Up for 100 MHz Insertion Power Gain and Noise Figure

TYPICAL CHARACTERISTICS




Fig. 2 - Drain Current vs Drain-to-Source Voltage.




Fig. 3 - Drain Current vs Gate-to-Source Voltage ( $V_{GS}$ ).




Fig. 4 - Forward Transconductance vs Gate Bias Voltage.




Fig. 5 - Forward Transconductance vs Drain Current.

TYPICAL  $y$  PARAMETER CHARACTERISTICS




Fig. 6 - Input Admittance vs. Drain-to-Source Voltage




Fig. 7 - Input Admittance vs. Drain Current

TYPICAL  $y$  PARAMETER CHARACTERISTICS (Cont'd)




Fig. 8 - Input Admittance vs. Frequency




Fig. 9 - Output Admittance vs. Drain-to-Source Voltage




Fig. 10 - Output Admittance vs. Drain Current




Fig. 11 - Output Admittance vs. Frequency




Fig. 12 - Forward Transadmittance vs. Drain-to-Source Voltage




Fig. 13 - Forward Transadmittance vs. Drain Current

TYPICAL  $y$  PARAMETER CHARACTERISTICS




Fig. 14 - Forward Transmittance vs. Frequency




Fig. 15 - Reverse Transmittance vs. Drain-to-Source Voltage




Fig. 16 - Reverse Transmittance vs. Drain Current





Fig. 17 - Reverse Transmittance vs. Frequency

**DIMENSIONAL OUTLINE**

**TO-104**



**DIMENSIONS IN INCHES AND MILLIMETERS**


**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.


**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.

**TERMINAL DIAGRAM**



- LEAD 1 - DRAIN
- LEAD 2 - SOURCE
- LEAD 3 - INSULATED GATE
- LEAD 4 - BULK (SUBSTRATE) AND CASE



### Silicon MOS Transistor

For Low-Noise RF Applications in Military & Industrial VHF Communications Equipment  
Operating up to 250 MHz

RCA-3N152 is an N-channel depletion-type silicon insulated gate field-effect transistor utilizing the MOS<sup>2</sup> construction. It is intended primarily for VHF amplifier applications up to 250 MHz in military and industrial equipment.

Because of its improved transfer characteristic and exceptionally wide dynamic range, the 3N152 with the substrate in the reversed bias mode can provide substantially better cross-modulation performance in linear amplifier applications than conventional bipolar transistors. The insulated gate with its extremely low reverse (leakage) current eliminates the problem of diode-current loading of the input circuit under strong input conditions, which is common to junction-type FET's. These features in addition to low feedback capacitance permit the design of circuits providing superior high-frequency operation and high gain without neutralization. The 3N152 utilizes full-gate construction and is hermetically sealed in a JEDEC TO-72 metal package.

■ Metal-Oxide-Semiconductor.

**Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$ :**

* DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$	.....	+20 max.	V
* DRAIN-TO-GATE VOLTAGE, $V_{DG}$	.....	+20	V
* GATE-TO-SOURCE VOLTAGE, $V_{GS}$ :			
* CONTINUOUS (dc)	.....	+1, -8 max.	V
* PEAK ac	.....	$\pm 15$ max.	V
* DRAIN CURRENT, $I_D$	.....	50 max.	mA
<b>TRANSISTOR DISSIPATION:</b>			
At ambient	{ up to $25^\circ\text{C}$	330 max.	mW
temperatures)	above $25^\circ\text{C}$	derate at 2.2 mW/ $^\circ\text{C}$	
<b>* AMBIENT TEMPERATURE RANGE:</b>			
Storage	.....	-65 to +175	$^\circ\text{C}$
Operating	.....	-65 to +175	$^\circ\text{C}$
<b>* LEAD TEMPERATURE (During Soldering):</b>			
At distances not closer than 1/32 inch to seating surface for 10 seconds maximum	.....	265 max.	$^\circ\text{C}$

\* In accordance with Jeced Registration Data Format JS-9 RDF 11-B.

#### Features

- Low gate leakage current –  
 $I_{GSS} = 0.1 \text{ pA typ.}$
- Low feedback capacitance –  
 $C_{rss} = 0.25 \text{ pF typ.}$
- High forward transconductance –  
 $g_{fs} = 7500 \text{ } \mu\text{mho typ.}$
- High vhf power gain –  
 $G_{PS} = 16 \text{ dB typ. at } 200 \text{ MHz}$
- Low vhf noise figure –  
 $NF = 2.5 \text{ dB typ. at } 200 \text{ MHz}$
- Exceptionally good cross-modulation characteristics

#### Performance


- Large dynamic range
- Greatly reduced spurious responses
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior cross-modulation performance and greater dynamic range than bipolar transistors



**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$**   
*Measured with Substrate Connected to Source Unless Otherwise Specified*


CHARACTERISTICS	SYMBOLS	CONDITIONS	LIMITS			UNITS
			3N152			
			Min.	Typ.	Max.	
* Gate Leakage Current	$I_{GSS}$	$V_{DS} = 0, V_{GS} = -8\text{V}, T_A = 25^\circ\text{C}$	-	0.0001	1	nA
		$V_{DS} = 0, V_{GS} = -8\text{V}, T_A = 125^\circ\text{C}$	-	-	200	nA
* Zero-Bias Drain Current	$I_{DSS}$	$V_{DS} = 15\text{V}, V_{GS} = 0$	5	15	30	mA
Drain-to-Source Cutoff Current	$I_{D(off)}$	$V_{DS} = 20\text{V}, V_{GS} = -8\text{V}$	-	-	50	$\mu\text{A}$
* Gate-to-Source Cutoff Voltage	$V_{GS(off)}$	$V_{DS} = 15\text{V}, I_D = 50\ \mu\text{A}$	-0.5	-3	-8	V
* Forward Transconductance	$g_{fs}$	$V_{DS} = 15\text{V}, I_D = 5\text{mA}, f = 1\text{kHz}$	5000	7500	12,000	$\mu\text{mho}$
Drain-to-Source Channel Resistance	$r_{DS(on)}$	$V_{DS} = 0, V_{GS} = 0, f = 1\text{kHz}$	-	200	-	$\Omega$
* Small-Signal Short-Circuit Reverse Transfer Capacitance <sup>▲</sup>	$C_{rss}$	$V_{DS} = 15\text{V}, I_D = 5\text{mA}, f = 0.1\text{ to }1\text{MHz}$	0.15	0.25	0.35	pF
Small-Signal Short-Circuit Input Capacitance	$C_{iss}$	$V_{DS} = 15\text{V}, I_D = 5\text{mA}, f = 0.1\text{ to }1\text{MHz}$	-	5.5	7	pF
Input Admittance	$Y_{is}$	Common Source Configuration $f = 200\text{MHz}$ $V_{DS} = 15\text{V},$ $I_D = 5\text{mA}$	-	$0.4 + j7.3$	-	mmho
Forward Transfer Admittance	$Y_{fs}$		-	$7-j2$	-	mmho
Output Admittance	$Y_{os}$		-	$0.28 + j1.8$	-	mmho
Power Gain	MAG	$V_{DS} = 15\text{V}, I_D = 5\text{mA}, f = 200\text{MHz}$	-	21	-	dB
Maximum Available Gain						
Insertion Power Gain (Fixed Neutralization) see Fig. 1	$G_{PS}$		14.5	16	-	dB
Noise Figure (see Figs. 1 & 2)	NF	$V_{DS} = 15\text{V}, I_D = 5\text{mA}, f = 200\text{MHz}$	-	2.5	3.5	dB

▲ Three-Terminal Measurement: Source Returned to Guard Terminal.  
 \* In accordance with Jecdec Registration Data Format JS-9 RDF-11B.



- C1, C2: 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent
- C3: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent
- C4, C5: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent
- L1: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C1 end of winding
- L2: Same as L1 except winding length approx. 0.7"; no tap

**Fig. 1 - Test circuit used to measure 200-MHz maximum usable power gain and noise Figure.**



\* SEE FIG. 1 FOR CIRCUIT

92CS-1489J

**Fig. 2 - Noise figure measurement setup.**

TEST SETUP AND TYPICAL CHARACTERISTICS




Fig. 3 - Drain Current vs Drain-to-Source Voltage.




Fig. 4 - Drain Current vs Gate-to-Source Voltage.




Fig. 5 - Forward Transconductance vs Gate Bias Voltage.




Fig. 6 - Forward Transconductance vs Drain Current.




Fig. 7 - Input Admittance vs Drain Current.




Fig. 8 - Input Admittance vs Drain-to-Source Voltage.

TYPICAL 200 MHz COMMON-SOURCE ADMITTANCE (Y) COMPONENTS




Fig. 9 - Reverse Transmittance vs Drain Current.




Fig. 10 - Reverse Transmittance vs Drain-to-Source Voltage.




Fig. 11 - Forward Transmittance vs Drain Current.




Fig. 12 - Forward Transmittance vs Drain-to-Source Voltage.




Fig. 13 - Output Admittance vs Drain Current.




Fig. 14 - Output Admittance vs Drain-to-Source Voltage.




Fig. 15 - Input Admittance vs Frequency.




Fig. 16 - Reverse Transmittance vs Frequency.




Fig. 17 - Forward Transmittance vs Frequency.





Fig. 18 - Output Admittance vs Frequency.

**DIMENSIONAL OUTLINE  
JEDEC TO-72**



Dimensions in inches and millimeters

**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.188 mm) of their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.



# MOS Field-Effect Transistors

## 3N153

RCA 3N153\* is a silicon, insulated-gate field-effect transistor of the N-channel depletion type, utilizing the MOS\* construction. It is intended primarily for critical chopper and multiplex applications up to 60 MHz.

The insulated gate provides a very high value of input resistance ( $10^{10}$  ohms typ) which is relatively insensitive to temperature and is independent of gate-bias conditions (positive, negative, or zero bias). The 3N153 also features extremely low feedback capacitance (0.34 pF typ) and virtually zero inherent offset voltage.

This transistor features a Terminal Arrangement in which the gate and source connections are interchanged to provide maximum isolation between the output (drain) and the input (gate) terminals. Although this new basing configuration does not appreciably change the measured device feedback capacitance, it permits the use of external inter-terminal shields to reduce the feedback due to external capacitances, particularly on printed circuit boards. This feature makes it possible to minimize feedthrough capacitance.

The 3N153 is hermetically sealed in the JEDEC TO-72 package and features a gate metallization that covers the entire source-to-drain channel.


- Formerly Dev. No. TA7352
- \* Metal-Oxide-Semiconductor

#### Maximum Ratings, Absolute-Maximum Values:

(Substrate connected to source unless otherwise specified)

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . .	+20	max.	V
DRAIN-TO-SUBSTRATE VOLTAGE, $V_{DB}$ . . .	+20, -0.3	max.	V
SOURCE-TO-SUBSTRATE VOLTAGE, $V_{SB}$ . . . . .	+20, -0.3	max.	V
DC GATE-TO-SOURCE VOLTAGE, $V_{GS}$ . . .	+6, -8	max.	V
PEAK GATE-TO-SOURCE VOLTAGE, $v_{GS}$ . . . . .	±14	max.	V
DRAIN CURRENT, $I_D$ (Pulse duration 20 ms, duty factor ≤ 0.10) . . . . .	50	max.	mA
TRANSISTOR DISSIPATION, $P_T$ : At ambient temperatures from -65 to +25°C . . . . .	400	max.	mW
above 25°C . . . . .	derate linearly at 2.67 mW/°C		
AMBIENT TEMPERATURE RANGE:			
Storage . . . . .	-65 to +175		°C
Operating . . . . .	-65 to +175		°C
LEAD TEMPERATURE (During soldering):			
At distance $\frac{1}{32}$ " to seating surface for 10 seconds max. . . . .	265	max.	°C

## SILICON INSULATED GATE FIELD-EFFECT TRANSISTOR



JEDEC TO-72

**N-Channel Depletion Type  
For Chopper and Multiplex Service  
In Communications, Navigation,  
and Instrumentation Equipment  
and in Industrial Control Circuits**

#### APPLICATIONS

- Choppers
- Multiplexers
- Servo Amplifiers
- Computer Operational Amplifiers
- Sampling Circuits
- Electrometer Amplifiers

#### FEATURES

- excellent thermal stability
- virtually zero inherent offset voltage
- low leakage current: 50 pA max.
- low "on" resistance —  $r_{DS(on)} = 200 \Omega$  typ.
- high "off" resistance —  $R_{DS(off)} = 10^{10} \Omega$  typ.
- low feedback capacitance —  $C_{rss} = 0.34$  pF typ.
- low input capacitance —  $C_{iss} = 6$  pF typ.

**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified. Substrate Connected to Source.**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS Type 3N153			UNITS
			Min.	Typ.	Max.	
Gate-Leakage Current	$I_{GSS}$	$V_{GS} = +6, -8\text{V}; V_{DS} = 0\text{V}; T_A = 25^\circ\text{C}$ $V_{GS} = +6, -8\text{V}; V_{DS} = 0\text{V}; T_A = 125^\circ\text{C}$	- -	0.1 -	50 1	$\mu\text{A}$ $\text{nA}$
Static Drain-to-Source "ON" Resistance	$r_{DS(on)}$	$V_{GS} = 0\text{V}, V_{DS} = 0\text{V}$	-	200	300	$\Omega$
Drain-to-Source "OFF" Resistance	$R_{DS(off)}$	$V_{GS} = -8\text{V}, V_{DS} = +1\text{V}$	$10^9$	$10^{10}$	-	$\Omega$
Drain-to-Source Cutoff Current	$I_D(off)$	$V_{GS} = -8\text{V}, V_{DS} = +1\text{V}, T_A = 25^\circ\text{C}$ $V_{GS} = -8\text{V}, V_{DS} = +1\text{V}, T_A = 125^\circ\text{C}$	- -	0.1 0.1	1 1	$\text{nA}$ $\mu\text{A}$
Small-Signal, Short-Circuit, Reverse Transfer Capacitance	$C_{rss}$	$V_{GS} = -8\text{V}, V_{DS} = 0\text{V}, f = 1\text{ MHz}$ $V_{DS} = 15\text{V}, I_D = 5\text{ mA}, f = 1\text{ MHz}$	- -	0.34 0.25	0.5 0.38	$\text{pF}$ $\text{pF}$
Small-Signal, Short-Circuit, Input Capacitance	$C_{iss}$	$V_{GS} = -8\text{V}, V_{DS} = 0\text{V}, f = 1\text{ MHz}$	-	6	8	$\text{pF}$
Small-Signal, Drain-to-Source Capacitance	$C_{ds}$	$V_{DS} = 0\text{V}, V_{GS} = -8\text{V}, f = 1\text{ MHz}$	-	-	3	$\text{pF}$
Zero-Gate-Bias Forward Transconductance	$g_{fs}$	$V_{GS} = 0\text{V}, V_{DS} = +15\text{V}$	-	10,000	-	$\mu\text{mho}$
Offset Voltage	$V_0$	$V_{GS} = +6, -8\text{V}; V_{DS} = 0\text{V}$	-	0*	-	V

\* In measurements of Offset Voltage, thermocouple effects and contact potentials in the measurement setup may cause erroneous readings of 1 microvolt or more. These errors may be minimized by the use of solder having a low thermal e.m.f., such as Leeds & Northrup No.107-1.0.1, or equivalent.

**OPERATING CONSIDERATIONS**

The flexible leads of the 3N153 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the device against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the device.

**TYPICAL CHARACTERISTICS**




Fig.1 - Drain current vs. drain-to-source voltage.






Fig.2 - Low-level drain current vs. drain-to-source voltage.



**Fig.3 - Drain-to-source static resistance vs. gate-to-source voltage.**

**DIMENSIONAL OUTLINE  
JEDEC TO-72**



Dimensions in inches and millimeters


Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" ((1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

**TERMINAL DIAGRAM**




- 1 - Drain
- 2 - Source
- 3 - Insulated Gate
- 4 - Bulk (Substrate) and Case



# MOS Field-Effect Transistor

N-Channel Depletion Type  
**3N154**



## Silicon MOS Transistor

For Critical Amplifier Applications in Military & Industrial  
VHF Communications Equipment Operating up to 250 MHz

### Device Feature:

- Closely controlled  $I_{DSS}$  – 10 to 25 mA
- Low gate leakage current –  $I_{GSS} = 0.1$  pA typ.
- Low feedback capacitance –  $C_{RSS} = 0.25$  pF typ.
- High forward transconductance –  $g_{fs} = 7500$   $\mu$ mho typ.
- High vhf power gain –  $G_{PS} = 16$  dB typ. at 200 MHz
- Low vhf noise figure –  $NF = 3.5$  dB typ. at 200 MHz
- Exceptionally good cross-modulation characteristics

RCA 3N154 is an n-channel depletion-type silicon insulated-gate field-effect transistor utilizing the MOS<sup>■</sup> construction. It is intended primarily for vhf amplifier applications up to 250 MHz in military and industrial equipment.

Because of its improved transfer characteristic and exceptionally wide dynamic range, the 3N154 can provide substantially better crossmodulation performance in linear amplifier applications than conventional bipolar transistors. The extremely low gate leakage current eliminates diode-current loading of the input circuit under strong signal conditions, a problem which is common to junction-type FET's. These features, in addition to low feedback capacitance, permit the design of circuits providing superior high-frequency operation and high gain without neutralization. The 3N154 utilizes full-gate construction and is hermetically sealed in a JEDEC TO-72 metal package.

■ Metal-Oxide-Semiconductor

### Performance Features

- Large dynamic range
- Greatly reduced spurious responses
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior cross-modulation performance and greater dynamic range than bipolar transistors

Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$ :

*DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	+20	V
*DRAIN-TO-GATE VOLTAGE, $V_{DG}$ . . . . .	+20	V
*GATE-TO-SOURCE VOLTAGE, $V_{GS}$ :		
* CONTINUOUS (dc) . . . . .	+1, -8	V
* PEAK ac . . . . .	$\pm 15$	V
*DRAIN CURRENT, $I_D^{\Delta}$ . . . . .	50	mA
*TRANSISTOR DISSIPATION:		
At ambient } up to $25^\circ\text{C}$ . . . . .	330	mW
temperatures } above $25^\circ\text{C}$ . . . . .	derate at 2.2	mW/ $^\circ\text{C}$
* AMBIENT TEMPERATURE RANGE:		
Storage . . . . .	-65 to +175	$^\circ\text{C}$
Operating . . . . .	-65 to +175	$^\circ\text{C}$
LEAD TEMPERATURE (During Soldering):		
At distances not closer than 1/32 inch to		
soldering surface for 10 seconds maximum . . . . .	265	$^\circ\text{C}$

In accordance with JEDEC Registration Data Format JS9-RDF-11B

<sup>▲</sup> Pulsed:

- Pulse duration  $\leq 20$  ms
- Duty factor  $\leq 0.15$




**ELECTRICAL CHARACTERISTICS: (At  $T_A = 25^\circ C$ )**

Measured with Substrate Connected to Source Unless Otherwise Specified.

CHARACTERISTICS	SYMBOLS	CONDITIONS	LIMITS			UNITS	
			3N154				
			Min.	Typ.	Max.		
* Gate Leakage Current	$I_{GSS}$	$V_{DS} = 0, V_{GS} = -8 V, T_A = 25^\circ C$	-	0.0001	0.05	nA	
		$V_{DS} = 0, V_{GS} = -8 V, T_A = 125^\circ C$	-	-	5	nA	
		$V_{DS} = 0, V_{GS} = +1, T_A = 25^\circ C$	-	0.0001	0.05	nA	
		$V_{DS} = 0, V_{GS} = +1, T_A = 125^\circ C$	-	-	5	nA	
* Zero-Bias Drain Current	$I_{DSS}$	$V_{DS} = 15 V, V_{GS} = 0$	10	15	25	mA	
Drain-to-Source Cutoff Current	$I_{D(off)}$	$V_{DS} = 20 V, V_{GS} = -8 V$	-	-	50	$\mu A$	
* Gate-to-Source Cutoff Voltage	$V_{GS(off)}$	$V_{DS} = 15 V, I_D = 50 \mu A$	-0.5	-3	-8	V	
Forward Transconductance	$g_{fs}$	$V_{DS} = 15 V, I_D = 5 mA, f = 1 kHz$	5000	7500	12,000	$\mu mho$	
Drain-to-Source Channel Resistance	$r_{DS(on)}$	$V_{DS} = 0, V_{GS} = 0, f = 1 kHz$	-	200	-	$\Omega$	
* Small-Signal Short-Circuit Reverse Transfer Capacitance	$C_{rss}$	$V_{DS} = 15 V, I_D = 5 mA, f = 0.1$ to 1 MHz	0.15	0.25	0.35	pF	
Small-Signal Short-Circuit Input Capacitance $\blacktriangle$	$C_{iss}$	$V_{DS} = 15 V, I_D = 5 mA, f = 0.1$ to 1 MHz	-	5.5	7	pF	
Input Admittance	$Y_{is}$	Common Source Configuration $f = 200 MHz,$ $V_{DS} = 15 V,$ $I_D = 5 mA$	-	0.4 + J7.3		-	mmho
Forward Transfer Admittance	$Y_{fs}$		-	7 - J2		-	mmho
Output Admittance	$Y_{os}$		-	0.28 + J1.8		-	mmho
Maximum Available Power Gain	MAG	$V_{DS} = 15 V, I_D = 5 mA, f = 200 MHz$	-	21	-	-	dB
* Insertion Power Gain (Fixed Neutralization) (see Fig. 1)	$G_{PS}$		13.5	16	-	-	dB
* Noise Figure (see Figs.1 & 2)	NF	$V_{DS} = 15 V, I_D = 5 mA, f = 200 MHz$	-	3.5	5	-	dB

\* In Accordance with JEDEC Registration Data Format JS-9 RDF-11B

$\blacktriangle$  Three-Terminal Measurement: Source Returned to Guard Terminal



All Resistors in ohms and 1/4 W unless otherwise specified. All Capacitors in pF.


\* TUBULAR CERAMIC  
\* DISC CERAMIC

92CS-14892R1

- C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent
- C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johnson Type 4335, or equivalent
- C<sub>4</sub>, C<sub>5</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent
- Q = 3N154
- L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding
- L<sub>2</sub>: Same as L<sub>1</sub> except winding length approx. 0.7"; no tap.

Fig. 1 - Test circuit used to measure 200-MHz maximum usable power gain and noise figure


TEST SETUP AND TYPICAL CHARACTERISTICS



\* SEE FIG. 1 FOR CIRCUIT


92CS-14891

Fig. 2 - Noise figure measurement setup




92CS-16090

Fig. 3 - Drain current vs drain-to-source voltage




92CS-16091

Fig. 4 - Drain current vs gate-to-source voltage




92CS-16092

Fig. 5 - Forward transconductance vs gate-to-source voltage



92CS-16093

Fig. 6 - Forward transconductance vs drain current



92CS-16094

Fig. 7 - Input admittance vs drain current

TYPICAL 200 MHz COMMON-SOURCE ADMITTANCE (Y) COMPONENTS




Fig. 8 - Input admittance vs drain-to-source voltage




Fig. 9 - Reverse transmittance vs drain current




Fig. 10 - Reverse transmittance vs drain-to-source voltage




Fig. 11 - Forward transmittance vs drain current




Fig. 12 - Forward transmittance vs drain-to-source voltage




Fig. 13 - Output admittance vs drain current

TYPICAL ADMITTANCE CHARACTERISTICS (cont'd)





Fig. 14 - Output admittance vs drain-to-source voltage

TERMINAL DIAGRAM




- 1 - Drain
- 2 - Source
- 3 - Insulated Gate
- 4 - Bulk (Substrate) and Case

OPERATING CONSIDERATIONS

The flexible leads of the 3N154 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the device.

DIMENSIONAL OUTLINE  
JEDEC TO-72



Dimensions in inches and millimeters

**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.



# MOS Field-Effect Transistors

## 3N140

## 3N141

RCA-3N140 and 3N141\* are n-channel silicon, depletion type, dual insulated-gate, field-effect transistors utilizing the MOS\*\* construction. They have exceptional characteristics for rf-amplifier and mixer applications at frequencies up to 300 MHz. These transistors feature a series arrangement of two separate channels, each channel having an independent control gate.

The 3N140, used in a common-source configuration in which gate No.2 is ac grounded, reduces oscillator feed-through to the antenna thereby minimizing oscillator radiation. The 3N141 provides excellent isolation between the oscillator and rf signals because each of the two signal frequencies being mixed has its own control element.

The mixing function performed by the 3N141 is unique in that the signal applied to gate No.2 is used to modulate the input-gate (gate No.1) transfer characteristic. This technique is superior to conventional "square law" mixing, which can only be accomplished in the non-linear region of the device transfer characteristic.

The use of the 3N141 as described provides high useful conversion gains at all vhf frequencies, and the reduction in spurious responses is substantial and easily obtainable in simple circuits.

The 3N140 and 3N141 are hermetically sealed in metal JEDEC TO-72 packages.

\* Formerly Dev. Nos. TA2644 and TA7274, respectively.

\*\* Metal-Oxide-Semiconductor.


### Maximum Ratings, Absolute-Maximum Values, at $T_A = 25^\circ\text{C}$

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	0 to +20	V
GATE No.1-TO-SOURCE VOLTAGE, $V_{G1S}$ :		
Continuous (dc) . . . . .	-8 to +1	V
Peak ac . . . . .	-8 to +20	V
GATE No.2-TO-SOURCE VOLTAGE, $V_{G2S}$ :		
Continuous (dc) . . . . .	-8 to 40% of $V_{DS}$	V
Peak ac . . . . .	-8 to +20	V
DRAIN-TO-GATE VOLTAGE, $V_{DG1}$ OR $V_{DG2}$ . . . . .	+20	V
DRAIN CURRENT, $I_D$		
(Pulsed): Pulse duration $\leq$ 20 ms, duty factor $\leq$ 0.15 . . . . .	50	mA
TRANSISTOR DISSIPATION, $P_T$ :		
At ambient } up to $25^\circ\text{C}$ . . . . .	400	mW
temperatures } above $25^\circ\text{C}$ . . . . .	derate linearly at 2.67 mW/ $^\circ\text{C}$	
AMBIENT TEMPERATURE RANGE:		
Storage and Operating . . . . .	-65 to +175	$^\circ\text{C}$
LEAD TEMPERATURE (During soldering):		
At distances $\geq$ 1/32 inch from seating surface for 10 seconds max. . . . .	265	$^\circ\text{C}$

## SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTORS

### N-Channel Depletion Types

For Military and Industrial  
Amplifier and Mixer Applications  
Up to 300 MHz



JEDEC TO-72

### APPLICATIONS

- RF amplifier and mixer in military and industrial communications equipment
- aircraft and marine vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

### PERFORMANCE FEATURES

- wide dynamic range permits large-signal handling before overload
- dual-gate permits simplified agc circuitry
- virtually no agc power required
- greatly reduces spurious responses in fm receivers
- permits use of vacuum-tube biasing techniques
- excellent thermal stability
- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's

### DEVICE FEATURES

- low gate leakage currents --  
 $I_{G1SS}$  &  $I_{G2SS} = 1$  nA max. at  $T_A = 25^\circ\text{C}$
- high forward transconductance --  
 $g_{fs} = 6000$   $\mu\text{mho}$  min.
- high unneutralized RF power gain --  
 $G_{ps} = 16$  dB min. at 200 MHz
- low VHF noise figure -- 4.5 dB max. at 200 MHz

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$  Unless Otherwise Specified. Common-Source Circuit.


CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS						UNITS
			TYPE 3N140 RF AMPLIFIER			TYPE 3N141 MIXER			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Gate No.1-to-Source Cutoff Voltage	$V_{G1S(\text{off})}$	$V_{DS} = +16\text{V}, I_D = 200 \mu\text{A}$ $V_{G2S} = +4\text{V}$	-	-2	-4	-	-2	-4	V
Gate No.2-to-Source Cutoff Voltage	$V_{G2S(\text{off})}$	$V_{DS} = +16\text{V}, I_D = 200 \mu\text{A}$ $V_{G1S} = 0$	-	-2	-4	-	-2	-4	V
Gate No.1 Leakage Current	$I_{G1SS}$	$V_{G1S} = -20\text{V}, V_{G2S} = 0$ $V_{DS} = 0, T_A = 25^\circ\text{C}$	-	-	1	-	-	1	nA
		$V_{G1S} = +1\text{V}, V_{G2S} = 0$ $V_{DS} = 0, T_A = 25^\circ\text{C}$	-	-	1	-	-	1	nA
		$V_{G1S} = -20\text{V}, V_{G2S} = 0$ $V_{DS} = 0, T_A = 125^\circ\text{C}$	-	-	0.2	-	--	0.2	$\mu\text{A}$
Gate No.2 Leakage Current	$I_{G2SS}$	$V_{G2S} = -20\text{V}, V_{G1S} = 0$ $V_{DS} = 0, T_A = 25^\circ\text{C}$	-	-	1	-	-	1	nA
		$V_{G2S} = +1\text{V}$ $V_{DS} = 0, V_{G1S} = 0, T_A = 25^\circ\text{C}$	-	-	1	-	-	1	nA
		$V_{G2S} = -20\text{V}, V_{G1S} = 0$ $V_{DS} = 0, T_A = 125^\circ\text{C}$	-	-	0.2	-	-	0.2	$\mu\text{A}$
Zero-Bias Drain Current	$I_{DSS}^*$	$V_{DD} = +14\text{V}, V_{G1S} = 0,$ $V_{G2S} = +4$	5	18	30	5	18	30	mA
Forward Transconductance (Gate No.1 to Drain)	$g_{fs}$	$V_{DD} = +14\text{V}, I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}, f = 1 \text{ kHz}$	6000	10000	18000	6000	10000	18000	$\mu\text{mho}$
Cutoff Forward Transconductance (Gate No.1 to Drain)	$g_{fs(\text{off})}$	$V_{DD} = +14\text{V}, V_{G1S} = -0.5\text{V}$ $V_{G2S} = -2\text{V}, f = 1 \text{ kHz}$	-	-	100	-	-	-	$\mu\text{mho}$
Small-Signal, Short-Circuit Input Capacitance <sup>†</sup>	$C_{iss}$	$V_{DS} = +13\text{V}, I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}, f = 1 \text{ MHz}$	3	5.5	7	3	5.5	7	pF
Small-Signal, Short-Circuit Reverse Transfer Capacitance (Drain to Gate No.1) <sup>†</sup>	$C_{rss}$	$V_{DS} = +13\text{V}, I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}, f = 1 \text{ MHz}$	0.01	0.02	0.03	0.01	0.02	0.03	pF
Small-Signal Short-Circuit Output Capacitance	$C_{oss}$	$V_{DS} = +13\text{V}, I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}, f = 1 \text{ MHz}$	-	2.2	-	-	2.2	-	pF
Power Gain (See Fig.1 for Measurement Circuit)	$G_{ps}$	$V_{DD} = +15\text{V}, R_S = 270\Omega$ $f = 200 \text{ MHz}, R_G = 50\Omega$	16	18	-	-	-	-	dB
Conversion Power Gain (See Fig.2 for Measurement Circuit)	$G_{psc}$	$V_{DD} = +15\text{V}, R_S = 120\Omega,$ $f_{IN} = 200 \text{ MHz}, f_{OUT} = 30 \text{ MHz}$ Oscillator injection voltage <sup>•</sup> $= 2.5 \text{ V (rms)}$	-	-	-	13	17	-	dB
Measured Noise Figure (See Fig.1 for Measurement Circuit)	NF	$V_{DD} = +15\text{V}, R_S = 270\Omega$ $f = 200 \text{ MHz}, R_G = 50\Omega$	-	3.5	4.5	-	-	-	dB

\* Pulse test: Pulse duration  $\leq 20 \text{ ms}$ , duty factor  $\leq 0.15$ .

† Capacitance between Gate No.1 and all other terminals.

• Three-Terminal Measurement with Gate No.2 and Source Returned to Guard Terminal.

• Measured from gate No.2 to source.



**Fig. 1 - 200 MHz power gain and noise figure test circuit for type 3N140.**

Q = 3N140.

▼ Disc ceramic.

\* Tubular ceramic.

# Ferrite bead (1/2 used); Indiana General No.H1742C-(A-147), F-1157-1-H

All resistors in ohms

All capacitors in pF


C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.

C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.

C<sub>4</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent.

L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07" x 0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding.

L<sub>2</sub>: Same as L<sub>1</sub> except winding length approx. 0.7"; no tap.



**Fig. 2 - Conversion power gain test circuit for type 3N141.**

Q = 3N141.

▼ Disc ceramic.

\* Tubular ceramic.

All resistors in ohms

All capacitors in pF

C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.

C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.

C<sub>4</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent.

L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07" x 0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding.

L<sub>2</sub>: Ohmite Z-144 RF choke or equivalent.

L<sub>3</sub>: J.W. Miller Co. #4580 0.1 μH RF choke or equivalent.

Note: If 50Ω meter is used in place of sweep detector, a low pass filter must be provided to eliminate local oscillator voltage from load.

### OPERATING CONSIDERATIONS

The flexible leads of the 3N140 and 3N141 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against

high electric fields.

These devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141




Fig. 3 - NF vs VG2S.




Fig. 4 - NF vs ID.




Fig. 5 - Gps vs VG2S (For 3N140).




Fig. 6 - Gps(C) vs VLO (For 3N141).




Fig. 7 - ID vs VG1S.




Fig. 8 - ID vs VG2S.



TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141




Fig.9 -  $\gamma_{is}$  vs  $V_{DS}$ .




Fig.10 -  $\gamma_{os}$  vs  $V_{DS}$ .




Fig.11 -  $\gamma_{fs}$  vs  $V_{DS}$ .




Fig.12 -  $\gamma_{rs}$  vs  $V_{DS}$ .

TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141




Fig.13 -  $y_{is}$  vs  $I_D$ .




Fig.14 -  $y_{os}$  vs  $I_D$ .




Fig.15 -  $y_{fs}$  vs  $I_D$ .




Fig.16 -  $y_{rs}$  vs  $I_D$ .

TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141




Fig. 17 -  $y_{is}$  vs  $V_{G2S}$ .




Fig. 18 -  $y_{os}$  vs  $V_{G2S}$ .




Fig. 19 -  $y_{fs}$  vs  $V_{G2S}$ .




Fig. 20 -  $y_{rs}$  vs  $V_{G2S}$ .

TYPICAL CHARACTERISTICS FOR TYPES 3N140, 3N141




Fig.21 -  $g_{fs}$  and  $I_D$  vs  $V_{G2S}$ .




Fig.22 -  $g_{fs}$  vs  $V_{G1S}$ .






Fig.23 -  $g_{fs2}$  vs  $V_{G2S}$ .

DIMENSIONAL OUTLINE JEDEC TO-72



TERMINAL DIAGRAM



- LEAD 1 - DRAIN
- LEAD 2 - GATE No.2
- LEAD 3 - GATE No.1
- LEAD 4 - SOURCE, SUBSTRATE AND CASE

Dimensions in Inches and Millimeters

**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) ± 0.001" (0.025 mm) -0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.



# MOS Field-Effect Transistors

## 3N159

The 3N159\* is an n-channel silicon, depletion type, dual insulated-gate, field-effect transistor utilizing the MOS\*\* construction. It has exceptional characteristics for rf-amplifier applications at frequencies up to 300 MHz. This transistor features a series arrangement of two separate channels, each channel having an independent control gate.

Type 3N159 has an exceptionally low-noise figure, which makes this type particularly suitable for critical vhf applications. When used in a common-source configuration in which gate No.2 is ac grounded, this device reduces oscillator feedthrough to the antenna thereby minimizing oscillator radiation.

The 3N159 is hermetically sealed in the metal JEDEC TO-72 package.

\* Formerly Dev. No.TA7374.

\*\* Metal-Oxide-Semiconductor.

### Maximum Ratings, Absolute-Maximum Values: at $T_A = 25^\circ\text{C}$

DRAIN-TO-SOURCE VOLTAGE,  $V_{DS}$  . . . . . 0 to +20 V

GATE-No.1-TO-SOURCE VOLTAGE,  $V_{G1S}$ :

Continuous (dc) . . . . . -8 to +1 V

Peak ac . . . . . -8 to +20 V

GATE No.2-TO-SOURCE VOLTAGE,  $V_{G2S}$ :

Continuous (dc) . . . . . -8 to 40% of  $V_{DS}$  V

Peak ac . . . . . -8 to +20 V

DRAIN-TO-GATE VOLTAGE:

$V_{DG1}$  or  $V_{DG2}$  . . . . . +20 V

DRAIN CURRENT,  $I_D$

Pulsed: Pulse duration  $\leq 20$  ms,

duty factor  $\leq 0.15$  . . . . . 50 mA

TRANSISTOR DISSIPATION,  $P_T$ :

At ambient } up to  $25^\circ\text{C}$  . . . . . 400 mW

temperatures } above  $25^\circ\text{C}$  . . . . . derate linearly at  
2.67 mW/ $^\circ\text{C}$

AMBIENT TEMPERATURE RANGE:

Storage and Operating . . . . .  $-65$  to  $+175^\circ\text{C}$

LEAD TEMPERATURE (During soldering):

At distances  $\geq 1/32$  inch from seating

surface for 10 seconds max. . . . .  $265^\circ\text{C}$

## SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTOR N-Channel Depletion Type

For Military and Industrial  
Low-Noise RF-Amplifier  
Applications Up to 300 MHz



TO-72

### APPLICATIONS

- RF amplifier in military and industrial communications equipment
- aircraft, marine and vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

### PERFORMANCE FEATURES

- wide dynamic range permits large-signal handling before overload
- dual-gate permits simplified agc circuitry
- virtually no agc power required
- greatly reduces spurious responses in FM receivers
- permits use of vacuum-tube biasing techniques
- excellent thermal stability
- superior cross-modulation performance and greater dynamic range than bipolar or single-gate field-effect transistors

### DEVICE FEATURES

- low gate leakage currents — —  
 $I_{G1SS}$  &  $I_{G2SS} = 1$  nA max.
- high forward transconductance — —  
 $g_{fs} = 7000$   $\mu\text{mho}$  min.
- high unneutralized RF power gain — —  
 $G_{ps} = 16$  dB min. at 200 MHz
- low vhf noise figure — —  
NF = 3.5 dB max. at 200 MHz


ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$  unless otherwise specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			3N159			
			Min.	Typ.	Max.	
Gate-No.1-to-Source Cutoff Voltage	$V_{G1S(\text{off})}$	$V_{DS} = +16\text{V}$ , $I_D = 200 \mu\text{A}$ $V_{G2S} = +4\text{V}$	-	-2	-4	V
Gate-No.2-to-Source Cutoff Voltage	$V_{G2S(\text{off})}$	$V_{DS} = +16\text{V}$ , $I_D = 200 \mu\text{A}$ $V_{G1S} = 0$	-	-2	-4	V
Gate-No.1-Leakage Current	$I_{G1SS}$	$V_{G1S} = -20\text{V}$ , $V_{G2S} = 0$ $V_{DS} = 0$ , $T_A = 25^\circ\text{C}$	-	-	1	nA
		$V_{G1S} = +1\text{V}$ , $V_{G2S} = 0$ $V_{DS} = 0$ , $T_A = 25^\circ\text{C}$	-	-	1	nA
		$V_{G1S} = -20\text{V}$ , $V_{G2S} = 0$ $V_{DS} = 0$ , $T_A = 125^\circ\text{C}$	-	-	0.2	$\mu\text{A}$
Gate-No.2-Leakage Current	$I_{G2SS}$	$V_{G2S} = -20\text{V}$ , $V_{G1S} = 0$ $V_{DS} = 0$ , $T_A = 25^\circ\text{C}$	-	-	1	nA
		$V_{G2S} = +1$ , $V_{DS} = 0$ $V_{G1S} = 0$ , $T_A = 25^\circ\text{C}$	-	-	1	nA
		$V_{G2S} = -20\text{V}$ , $V_{G1S} = 0$ $V_{DS} = 0$ , $T_A = 125^\circ\text{C}$	-	-	0.2	$\mu\text{A}$
Zero-Bias Drain Current	$I_{DSS}^*$	$V_{DD} = +14\text{V}$ , $V_{G1S} = 0$ $V_{G2S} = +4\text{V}$	5	18	30	mA
Forward Transconductance (Gate-No.1-to-Drain)	$g_{fs}$	$V_{DD} = +14\text{V}$ , $I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}$ , $f = 1 \text{ kHz}$	7000	10,000	18,000	$\mu\text{mho}$
Cutoff Forward Transconductance (Gate-No.1-to-Drain)	$g_{fs(\text{off})}$	$V_{DD} = +14\text{V}$ , $V_{G1S} = -0.5\text{V}$ $V_{G2S} = -2\text{V}$ , $f = 1 \text{ kHz}$	-	-	100	$\mu\text{mho}$
Small-Signal, Short-Circuit Input Capacitance <sup>▲</sup>	$C_{iss}$	$V_{DS} = +13\text{V}$ , $I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}$ , $f = 1 \text{ MHz}$	3	5.5	7	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No.1) <sup>◆</sup>	$C_{rss}$	$V_{DS} = +13\text{V}$ , $I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}$ , $f = 1 \text{ MHz}$	0.01	0.02	0.03	pF
Small-Signal, Short-Circuit Output Capacitance	$C_{oss}$	$V_{DS} = +13\text{V}$ , $I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}$ , $f = 1 \text{ MHz}$	-	2.2	-	pF
Maximum Usable Power Gain (See Fig.1 for Measurement Circuit)	MUG	$V_{DD} = +15\text{V}$ , $R_S = 270\Omega$ $R_G = 50\Omega$ , $f = 200 \text{ MHz}$	16	18	22	dB
Measured Noise Figure (See Fig.1 for Measurement Circuit)	NF	$V_{DD} = +15\text{V}$ , $R_S = 270\Omega$ $f = 200 \text{ MHz}$ , $R_G = 50\Omega$	-	2.5	3.5	dB

\* Pulse Test: Pulse duration  $\leq 20 \text{ ms}$ , duty factor  $\leq 0.15$ .

▲ Capacitance between Gate No.1 and all other terminals.

◆ Three-Terminal Measurement with Gate No.2 and Source Returned to Guard Terminal.



- \* Tubular ceramic
- ▼ Disc ceramic
- # Ferrite bead (1/2 used); Indiana General No. H 1742C-(A-147) or F1157-1-H or equivalent.
- ‡ VHF plug in socket Jettron CD72-148 and CD72149 (part No. 7977-1) or equivalent.

C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102 or equivalent.

C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.

C<sub>4</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13 or equivalent.

L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1.2 turns from C<sub>1</sub> end of winding.

L<sub>2</sub>: Same as L<sub>1</sub> except winding length approx. 0.7"; no tap.

Fig. 1 - 200-MHz power gain and noise figure test circuit for type 3N159.

TYPICAL CHARACTERISTICS




Fig. 2 - Noise figure vs gate No. 2-to-source voltage.




Fig. 3 - Noise figure vs drain current.




Fig. 4 - Input resistance and capacitance vs frequency.




Fig. 5 - Output resistance and capacitance vs frequency.

TYPICAL SMALL-SIGNAL *y* PARAMETERS at 200 MHz




Fig.6 - Input conductance and susceptance vs gate No.2-to-source voltage.




Fig.7 - Output conductance and susceptance vs gate No.2-to-source voltage.




Fig.8 - Reverse transfer conductance or susceptance vs gate No.2-to-source voltage.




Fig.9 - Forward transfer conductance or susceptance vs gate No.2-to-source voltage.




Fig.10 - Input conductance and susceptance vs drain milliamperes.




Fig.11 - Output conductance and susceptance vs drain milliamperes.



TYPICAL SMALL-SIGNAL  $y$  PARAMETERS at 200 MHz




Fig.12 - Forward transfer conductance and susceptance vs drain current.




Fig.13 - Reverse transfer conductance and susceptance vs drain current.




Fig.14 - Forward transfer conductance and susceptance vs drain-to-source voltage.




Fig.15 - Input conductance and susceptance vs drain-to-source voltage.




Fig.16 - Output conductance and susceptance vs drain-to-source voltage.




Fig.17 - Reverse transfer conductance and susceptance vs drain-to-source voltage.

TYPICAL CHARACTERISTICS




Fig.18 - Forward transfer conductance and susceptance vs frequency.




Fig.19 - Forward transfer conductance vs gate No.1-to-source voltage.






Fig.20 - Power gain vs gate No.2-to-source voltage.

DIMENSIONAL OUTLINE FOR TYPE 3N159 JEDEC TO-72



Dimensions in Inches and Millimeters

TERMINAL DIAGRAM



- LEAD 1 - DRAIN
- LEAD 2 - GATE No.2
- LEAD 3 - GATE No.1
- LEAD 4 - SOURCE, SUBSTRATE AND CASE

**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.


**Note 4:** Measured from actual maximum diameter.



# MOS Field-Effect Transistors

N-Channel Depletion Type

## 40467A



TO-72

H 1299

## Silicon MOS Transistor

For VHF Tuners and Other VHF Amplifier Applications in Industrial & Commercial Electronic Equipment  
Operating up to 220 MHz

### Device Features:

- Low feedback capacitance -  $C_{rss} = 0.25$  pF typ.
- High forward transconductance -  $g_{fs} = 7500$   $\mu$ mho typ.
- High vhf power gain -  $G_{PS} = 16$  dB typ at 200 MHz
- Low vhf noise figure - NF = 3.5 dB typ at 200 MHz
- Exceptionally good cross-modulation characteristics

### Performance Features:

- Large dynamic range
- Greatly reduced spurious responses
- Permits use of vacuum-tube biasing techniques
- Excellent thermal stability
- Superior cross-modulation performance and greater dynamic range than bipolar transistors

RCA-40467A is an n-channel depletion-type silicon insulated-gate field-effect transistor utilizing the MOS construction. It is intended primarily for vhf-amplifier applications in industrial and commercial electronic equipment.

The 40467A is useful in vhf applications requiring devices capable of providing high useful power gains at frequencies up to approximately 220 MHz.

The 40467A features high forward transconductance, high dc gate-to-source resistance, and low feedback capacitance. Because of the improved transfer characteristic and increased dynamic range, the 40467A provides substantially better cross-modulation performance in linear-amplifier applications than conventional (bipolar) transistors and is free from diode-current loading, a problem that exists in junction type FETs. This device is hermetically sealed in the TO-72 metal case and utilizes full-gate construction.

### Maximum Ratings, Absolute-Maximum Values at $T_A = 25^\circ\text{C}$ :

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	+20	V
DRAIN-TO-GATE VOLTAGE, $V_{DG}$ . . . . .	+20	V
GATE-TO-SOURCE VOLTAGE, $V_{GS}$ :		
CONTINUOUS (dc) . . . . .	+1, -8	V
PEAK ac . . . . .	$\pm 15$	V
DRAIN CURRENT, $I_D$ . . . . .	50	mA
TRANSISTOR DISSIPATION:		
At ambient { up to $25^\circ\text{C}$ . . . . .	330	mW
temperatures { above $25^\circ\text{C}$ . . . . .	derate at 2.2 mW/ $^\circ\text{C}$	
AMBIENT TEMPERATURE RANGE:		
Storage . . . . .	-65 to +175	$^\circ\text{C}$
Operating . . . . .	-65 to +175	$^\circ\text{C}$
LEAD TEMPERATURE (During Soldering):		
At distances not closer than 1/32 inch to seating surface for 10 seconds maximum . . . . .	265	$^\circ\text{C}$

- Metal-Oxide Semiconductor

**ELECTRICAL CHARACTERISTICS AT  $T_C = 25^\circ\text{C}$  WITH BULK (SUBSTRATE) CONNECTED TO SOURCE**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS			LIMITS			UNITS
		FREQUENCY	DC DRAIN-TO-SOURCE VOLTAGE $V_{DS}$	DC DRAIN CURRENT $I_D$	RCA 40467A			
		f	V	mA	Min	Typ.	Max.	
Gate-to-Source Cutoff Voltage	$V_{GS(off)}$		12	0.1	-	-	-8	V
Gate Leakage Current	$I_{GSS}$		0	$V_{GS} = +1\text{V}$	-	-	1	nA
			0	$V_{GS} = -8\text{V}$	-	-	1	nA
Zero-Bias Drain Current	$I_{DSS}$		15	$V_{GS} = 0$	5	15	30	mA
Small-Signal, Short-Circuit Forward Transconductance	$g_{fs}$	1 KHz	15	5	4000	7500	-	$\mu\text{mho}$
Small-Signal, Short-Circuit Reverse-Transfer Capacitance (Drain-to-Gate)	$C_{rss}$	1	15	5	0.12	0.25	0.35	pF
Small Signal Short-Circuit Input Capacitance	$C_{iss}$	1	15	5	-	5.5	-	pF
Input Admittance	$Y_{is}$	Common Source Configuration $f = 200 \text{ mHz}$ $V_{DS} = 15\text{V}$ $I_D = 5 \text{ mA}$			-	$0.4 + j7.3$	-	
Forward Transfer Admittance	$Y_{fs}$				-	$7 - j2$	-	
Output Admittance	$Y_{os}$				-	$0.28 + j1.8$	-	
Maximum Available Power Gain	MAG	200	15	5	-	21	-	dB
Maximum Usable Power Gain (unneutralized)	MUG	200	15	5	-	12	-	dB
Maximum Usable Power Gain (neutralization)	MUG	200	15	5	12	16	-	dB
Noise Figure	NF	200	15	5	-	3.5	5	dB

**TYPICAL CHARACTERISTICS**




Fig. 1

92CS-16090




Fig. 2

92CS-16091

TYPICAL ADMITTANCE CHARACTERISTICS




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8

TYPICAL ADMITTANCE CHARACTERISTICS (cont'd)




Fig. 9




Fig. 10




Fig. 11





Fig. 12

**DIMENSIONAL OUTLINE  
JEDEC TO-72**



**Dimensions in inches and millimeters**


**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.

**TERMINAL DIAGRAM**



- 1 - Drain
- 2 - Source
- 3 - Insulated Gate
- 4 - Bulk (Substrate) and Case

**OPERATING CONSIDERATIONS**


The flexible leads of the 40467A are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.

This device should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

**RCA**  
Solid State  
Division

## MOS Field-Effect Transistors

**40468A**  
**40559A**



## MOS Silicon Transistors

For RF Amplifier and Mixer Applications  
in FM and AM/FM Receivers

### Device Features:

- high forward transconductance - -  
gfs = 7500  $\mu$ mho typ. for 40468A
- low feedback capacitance - -  
c<sub>rss</sub> = 0.35 pF max. for 40468A  
0.38 pF max. for 40559A
- high useful power gains - -  
neutralized - 17 dB typ.  
unneutralized - 14 dB typ.
- hermetically sealed in TO-72 metal package

### Performance Features:

- reduced spurious responses in FM tuners
- reverse bias on substrate improves linearity
- reduced cross-modulation effects in AM receivers

RCA-40468A and 40559A are silicon insulated-gate field-effect transistors of the n-channel depletion type utilizing the MOS\* construction. They are intended primarily for use as the rf amplifier and mixer, respectively, in FM receivers covering the 88 to 108 MHz band, but can be used for general amplifier applications at frequencies up to 125 MHz. For circuit design and typical performance data refer to RCA Application Note AN3535 "An FM Tuner Using Single-Gate MOS Field-Effect Transistors as RF Amplifier and Mixer".

The wide dynamic range of these transistors reduces cross-modulation effects in AM receivers and minimizes the generation of spurious responses in FM receivers.

Operating as a neutralized amplifier at 100 MHz, the 40468A can provide a power gain of 17 dB (typ.). A power gain of 14 dB (typ.) can be realized without neutralization.

### Maximum Ratings, Absolute-Maximum Values at T<sub>A</sub> = 25°C:

DRAIN-TO-SOURCE VOLTAGE, V <sub>DS</sub> . . . . .	+20	V
DRAIN-TO-GATE VOLTAGE, V <sub>DG</sub> . . . . .	+20	V
GATE-TO-SOURCE VOLTAGE, V <sub>GS</sub> :		
CONTINUOUS (dc) . . . . .	+1, -8	V
PEAK ac. . . . .	±15	V
DRAIN CURRENT, I <sub>D</sub> . . . . .	25	mA
TRANSISTOR DISSIPATION:		
At ambient } up to 25°C . . . . .	330	mW
temperatures } above 25°C . . . . .	derate at 2.2 mW/°C	
AMBIENT TEMPERATURE RANGE:		
Storage . . . . .	-65 to +175	°C
Operating . . . . .	-65 to +175	°C
LEAD TEMPERATURE (During Soldering):		
At distances not closer than 1/32 inch to seating surface for 10 seconds maximum . . . . .	265	°C

\* Metal-Oxide-Semiconductor.



**ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$** **With Bulk (Substrate) Connected to Source Unless Otherwise Specified**


Characteristics	Symbols	TEST CONDITIONS			LIMITS						Units		
		Frequency	DC Drain-to-Source $V_{DS}$	DC Drain Current $I_D$	RCA-40468A RF Amplifier			RCA-40559A Mixer					
		f MHz	V	mA	Min.	Typ.	Max.	Min.	Typ.	Max.			
Drain-to-Source Cutoff Current	$I_{D(off)}$	-	12	$V_{GS} = -8V$	-	-	100	-	-	500	$\mu\text{A}$		
Gate Leakage Current	$I_{GSS}$	-	0	$V_{GS} = -8V$ $V_{GS} = +1V$	-	-	1	-	-	1	nA nA		
Zero-Bias Drain Current	$I_{DSS}$	-	15	$V_{GS} = 0$	5	15	30	5	15	30	mA		
Small-Signal, Short-Circuit Forward Transconductance	$g_{fs}$	1 kHz	15	5	-	7500	-	-	-	-	$\mu\text{mho}$		
Small-Signal, Short-Circuit Reverse-Transfer Capacitance (Drain-to-Gate)	$C_{RSS}$	1	15	5	-	0.25	0.35	-	0.25	0.38	pF		
Input Capacitance	$C_{ISS}$	1	15	5	-	5.5	-	-	5.5	-	pF		
Admittance	-	RF	Mixer	RF	Mixer	-			-			-	
Input Admittance	$Y_{is}$	100 MHz	15	5	3	0.155 + j 3.45			0.14 + j 3.38			mmho	
Forward Transfer Admittance	$Y_{fs}$	100 MHz	15	5	3	7.4 + j 0.9			-			mmho	
Output Admittance	$Y_{os}$	100 MHz	10.7 MHz	15	5	3	0.21 + j 0.9			0.076 + j 0.153			mmho
Forward Conversion Transconductance	$g_{fs(c)}$	1 kHz	15	3	-	-	-	-	2800*	-	$\mu\text{mho}$		
Maximum Available Power Gain	MAG	100	15	5	-	26	-	-	-	-	dB		
Maximum Usable Power Gain (Unneutralized)	MUG	100	15	5	-	14	-	-	-	-	dB		
Maximum Usable Power Gain (Neutralized)	MUG	100	15	5	14	17	-	-	-	-	dB		
Maximum Available Conversion Gain	$MAG_c$	$f_{in} = 100$ $f_{out} = 10.7$	15	3	-	-	-	-	22	-	dB		
Noise Figure	NF	100	15	5	-	3.5	5	-	-	-	dB		

\* Bulk (Substrate) -to-Source Volts ( $V_{BS}$ ) = -3.**OPERATING CONSIDERATIONS**

The flexible leads of the 40468A and 40559A are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons should be grounded, and appropriate precautions should be taken to protect the devices against high electric fields.


These devices should not be connected into, or disconnected from, circuits with the power on because high transient voltages may cause permanent damage to the devices.

TYPICAL  $\gamma$ -PARAMETER CHARACTERISTICS




92CS-14149RI

Fig.1 - Input admittance ( $y_{is}$ ) vs drain current ( $I_D$ ).




92CS-14148RI

Fig.2 - Input admittance ( $y_{is}$ ) vs drain-to-source voltage ( $V_{DS}$ ).




92CS-14152RI

Fig.3 - Output admittance ( $y_{os}$ ) vs drain current ( $I_D$ ).




92CS-14153RI

Fig.4 - Output admittance ( $y_{os}$ ) vs drain-to-source voltage ( $V_{DS}$ ).



92CS-14154RI

Fig.5 - Forward transadmittance ( $y_{fs}$ ) vs drain current ( $I_D$ ).



92CS-14155RI

Fig.6 - Forward transadmittance ( $y_{fs}$ ) vs drain-to-source voltage ( $V_{DS}$ ).

TYPICAL y-PARAMETER CHARACTERISTICS




Fig. 7 - Reverse transmittance ( $y_{rs}$ ) vs drain current ( $I_D$ ).




Fig. 8 - Reverse transmittance ( $y_{rs}$ ) vs drain-to-source voltage ( $V_{DS}$ ).





Fig. 9 - Typical characteristic of drain current ( $I_D$ ) vs gate-to-source voltage ( $V_{GS}$ ).

DIMENSIONAL OUTLINE  
JEDEC TO-72



Dimensions in Inches and Millimeters


Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

TERMINAL DIAGRAM




- LEAD 1 - DRAIN
- LEAD 2 - SOURCE
- LEAD 3 - INSULATED GATE
- LEAD 4 - BULK (SUBSTRATE) AND CASE



# MOS Field-Effect Transistors

N-Channel Depletion Types

## 3N187



## Silicon Dual Insulated-Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits

For Military and Industrial Applications up to 300 MHz

### Device Features

- Back-to-back diodes protect each gate against handling and in-circuit transients
- High forward transconductance —  $g_{fs} = 12,000 \mu\text{mho}$  (typ.)
- High unneutralized RF power gain —  $G_{PS} = 18 \text{ dB}$ (typ.) at 200 MHz
- Low VHF noise figure — 3.5 dB(typ.) at 200 MHz

RCA-3N187<sup>●</sup> is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor.

Special back-to-back diodes are diffused directly into the MOS<sup>▲</sup> pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately  $\pm 10$  volts. This protects the gates against damage in all normal handling and usage.

A feature of the back-to-back diode configuration is that it allows the 3N187 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

The excellent overall performance characteristics of the RCA-3N187 make it useful for a wide variety of rf-amplifier applications at frequencies up to 300 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The two-gate arrangement of the 3N187 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and ac-grounding Gate No. 2. The reduced capacitance allows operation at maximum gain *without neutralization*; and, of special importance in rf-amplifiers, it reduces local oscillator feedthrough to the antenna.

The 3N187 is hermetically sealed in the metal JEDEC TO-72 package.

- Formerly developmental type TA7669
- ▲ Metal-Oxide-Semiconductor

### Applications

- RF amplifier, mixer, and IF amplifier in military, and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

### Performance Features

- Superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's
- Wide dynamic range permits large-signal handling before overload
- Virtually no agc power required
- Greatly reduces spurious responses in FM receivers

### Maximum Ratings,

*Absolute-Maximum Values, at  $T_A = 25^\circ\text{C}$*

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . .	-0.2 to +20	V
GATE No. 1-TO-SOURCE VOLTAGE, $V_{G1S}$ :		
Continuous (dc) . . . . .	-6 to +3	V
Peak ac . . . . .	-6 to +6	V
GATE No. 2-TO-SOURCE VOLTAGE, $V_{G2S}$ :		
Continuous (dc) . . . . .	-6 to 30% of $V_{DS}$	V
Peak ac . . . . .	-6 to +6	V
* DRAIN-TO-GATE VOLTAGE,		
$V_{DG1}$ OR $V_{DG2}$ . . . . .	+20	V
* DRAIN CURRENT, $I_D$ . . . . .	50	mA
* TRANSISTOR DISSIPATION $P_T$ :		
At ambient } up to $25^\circ\text{C}$ . . . . .	330	mW
temperatures } above $25^\circ\text{C}$ . . . . .	derate linearly at	
	2.2 mW/ $^\circ\text{C}$	
* AMBIENT TEMPERATURE RANGE:		
Storage and Operating . . . . .	-65 to +175	$^\circ\text{C}$
* LEAD TEMPERATURE (During Soldering):		
At distances $\geq 1/32$ inch from		
seating surface for 10 seconds max. . . . .	265	$^\circ\text{C}$

- \* In accordance with JEDEC Registration Data Format JS-9 RDF-19A

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$  unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			Min.	Typ.	Max.	
* Gate No. 1-to-Source Cutoff Voltage	$V_{G1S(off)}$	$V_{DS} = +15\text{ V}$ , $I_D = 50\ \mu\text{A}$ $V_{G2S} = +4\text{ V}$	-0.5	-2	-4	V
* Gate No. 2-to-Source Cutoff Voltage	$V_{G2S(off)}$	$V_{DS} = +15\text{ V}$ , $I_D = 50\ \mu\text{A}$ $V_{G1S} = 0$	-0.5	-2	-4	V
* Gate No. 1-Terminal Forward Current	$I_{G1SSF}$	$V_{G1S} = +1\text{ V}$ $V_{G2S} = V_{DS} = 0$	-	-	50	nA
		$T_A = 25^\circ\text{C}$	-	-	5	$\mu\text{A}$
		$T_A = 100^\circ\text{C}$	-	-	50	nA
* Gate No. 1-Terminal Reverse Current	$I_{G1SSR}$	$V_{G1S} = -6\text{ V}$ $V_{G2S} = V_{DS} = 0$	-	-	5	$\mu\text{A}$
		$T_A = 25^\circ\text{C}$	-	-	50	nA
		$T_A = 100^\circ\text{C}$	-	-	5	$\mu\text{A}$
* Gate No. 2-Terminal Forward Current	$I_{G2SSF}$	$V_{G2S} = +6\text{ V}$ $V_{G1S} = V_{DS} = 0$	-	-	50	nA
		$T_A = 25^\circ\text{C}$	-	-	5	$\mu\text{A}$
		$T_A = 100^\circ\text{C}$	-	-	50	nA
		$T_A = 100^\circ\text{C}$	-	-	5	$\mu\text{A}$
* Gate No. 2-Terminal Reverse Current	$I_{G2SSR}$	$V_{G2S} = -6\text{ V}$ $V_{G1S} = V_{DS} = 0$	-	-	50	nA
		$T_A = 25^\circ\text{C}$	-	-	5	$\mu\text{A}$
		$T_A = 100^\circ\text{C}$	-	-	5	$\mu\text{A}$
* Zero-Bias Drain Current	$I_{DS}$	$V_{DS} = +15\text{ V}$ $V_{G2S} = +4\text{ V}$ $V_{G1S} = 0$	5	15	30	mA
Forward Transconductance (Gate No. 1-to-Drain)	$g_{fs}$	$V_{DS} = +15\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ , $f = 1\text{ kHz}$	7000	12,000	18,000	$\mu\text{mho}$
* Small-Signal, Short-Circuit Input Capacitance†	$C_{iss}$	$V_{DS} = +15\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ , $f = 1\text{ MHz}$	4.0	6.0	8.5	pF
* Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No. 1)‡	$C_{riss}$		0.005	0.02	0.03	pF
* Small-Signal, Short-Circuit Output Capacitance	$C_{oss}$		-	2.0	-	pF
Power Gain (see Fig. 1)	$G_{PS}$	$V_{DS} = +15\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ , $f = 200\text{ MHz}$	16	18	22	dB
Maximum Available Power Gain	MAG		-	20	-	dB
Maximum Usable Power Gain (unneutralized)	MUG		-	20▲	-	dB
Noise Figure (see Fig. 1)	NF		-	3.5	4.5	dB
* Magnitude of Forward Transadmittance	$ Y_{fs} $		-	12,000	-	$\mu\text{mho}$
* Phase Angle of Forward Transadmittance	$\theta$		-	-35	-	Degrees
Magnitude of Reverse Transadmittance	$ Y_{rs} $		-	25	-	$\mu\text{mho}$
Angle of Reverse Transadmittance	$\theta_{rs}$		-	-25	-	Degrees
* Input Resistance	$r_{iss}$		-	1.0	-	$\text{k}\Omega$
* Output Resistance	$r_{oss}$		-	2.8	-	$\text{k}\Omega$
* Gate-to-Source Forward Breakdown Voltage: Gate No. 1 Gate No. 2	$V_{(BR)G1SSF}$ $V_{(BR)G2SSF}$	$I_{G1SSF} = I_{G2SSF} = 100\ \mu\text{A}$	6.5	10	-	V
* Gate-to-Source Reverse Breakdown Voltage: Gate No. 1 Gate No. 2	$V_{(BR)G1SSR}$ $V_{(BR)G2SSR}$	$I_{G1SSR} = I_{G2SSR} = -100\ \mu\text{A}$	-6.5	-10	-	V

▲ Limited only by practical design considerations.

† Capacitance between Gate No. 1 and all other terminals


‡ Three-terminal measurement with Gate No. 2 and

Source returned to ground terminal.

\* In accordance with JEDEC Registration Data Format JS-9 RDF-19A

## OPERATING CONSIDERATIONS

The flexible leads of the 3N187 are usually soldered to t. circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.



- # Ferrite bead (4): Pyroferic Co. "Carbonyl J" Q = 3N187  
0.09 in. OD; 0.03 in. ID; 0.063 in. thickness. ▽ Disc ceramic. \* Tubular ceramic.
- All resistors in ohms
- All capacitors in pF
- C<sub>1</sub>: 1.8 – 8.7 pF variable air capacitor: E.F. Johnson Type 160-104, or equivalent.
- C<sub>2</sub>: 1.5 – 5 pF variable air capacitor: E.F. Johnson Type 160-102, or equivalent.
- C<sub>3</sub>: 1 – 10 pF piston-type variable air capacitor: JFD Type VAM-010; Johanson Type 4335, or equivalent.
- C<sub>4</sub>: 0.8 – 4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent.
- L<sub>1</sub>: 4 turns silver-plated 0.02-in. thick, 0.075-0.085-in. wide, copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.08 in.
- L<sub>2</sub>: 4½ turns silver-plated 0.02-in thick, 0.085-0.095-in. wide, 5/16-in. ID. Coil ≈ 90 in. long.

Fig. 1 - 200 MHz Power gain and noise figure test circuit

Typical Characteristics




Fig. 2 - NF vs. V<sub>G2S</sub>




Fig. 3 - NF vs. I<sub>D</sub>




Fig. 4 - G<sub>PS</sub> vs. V<sub>G2S</sub>




Fig. 5 - MAG. vs. f

Typical Characteristics




Fig. 6-  $I_D$  vs.  $V_{G1S}$




Fig. 7-  $I_D$  vs.  $V_{G2S}$

Typical y Parameters vs.  $V_{DS}$




Fig. 8-  $y_{is}$  vs.  $V_{DS}$




Fig. 9-  $y_{os}$  vs.  $V_{DS}$




Fig. 10-  $y_{fs}$  vs.  $V_{DS}$




Fig. 11-  $y_{rs}$  vs.  $V_{DS}$

Typical y Parameters vs.  $I_D$




Fig. 12 -  $y_{is}$  vs.  $I_D$




Fig. 13 -  $y_{os}$  vs.  $I_D$




Fig. 14 -  $y_{fs}$  vs.  $I_D$




Fig. 15 -  $y_{rs}$  vs.  $I_D$






Fig. 16 -  $y_{is}$  vs.  $V_{G2S}$




Fig. 17 -  $y_{os}$  vs.  $V_{G2S}$




Fig. 18 -  $y_{fs}$  vs.  $V_{G2S}$




Fig. 19 -  $y_{rs}$  vs.  $V_{G2S}$

Typical y Parameters vs. Frequency




Fig. 20 -  $y_{is}$  vs. frequency




Fig. 21 -  $y_{os}$  vs. frequency




Fig. 22 -  $y_{fs}$  vs. frequency




Fig. 23 -  $y_{rs}$  vs. frequency

Typical Characteristics




Fig. 24 - gfs and ID vs. VG2S




Fig. 25 - gfs vs. VG1S





Fig. 26 - gfs2 vs. VG2S

DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in Inches and Millimeters


Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

TERMINAL DIAGRAM




LEAD 1 - DRAIN  
 LEAD 2 - GATE No. 2  
 LEAD 3 - GATE No. 1  
 LEAD 4 - SOURCE, SUBSTRATE AND CASE

**RCA**  
Solid State  
Division

# MOS Field-Effect Transistors

N-Channel Depletion Types

## 3N200



## Silicon Dual Insulated-Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits

For Military and Industrial Applications up to 500 MHz

### Applications

- RF amplifier, mixer, and IF amplifier in military and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

RCA-3N200<sup>■</sup> is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor.

Special back-to-back diodes are diffused directly into the MOS<sup>■</sup> pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately  $\pm 10$  volts. This protects the gates against damage in all normal handling and usage.

A feature of the back-to-back diode configuration is that it allows the 3N200 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the low junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

The excellent overall performance characteristics of the RCA-3N200 make it useful for a wide variety of rf-amplifier

applications at frequencies up to 500 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The two-gate arrangement of the 3N200 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and ac-grounding Gate No. 2. The reduced capacitance allows operation at maximum gain *without neutralization*; and, of special importance in rf-amplifiers, it reduces local oscillator feedthrough to the antenna.

The 3N200 is hermetically sealed in the metal JEDEC TO-72 package.

<sup>■</sup> Metal-Oxide-Semiconductor.

<sup>▲</sup> Formerly developmental type TA7684

### Maximum Ratings, Absolute-Maximum Values, at $T_A = 25^\circ\text{C}$

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	-0.2 to +20	V
GATE No. 1-TO-SOURCE VOLTAGE, $V_{G1S}$ : Continuous (dc) . . . . .	-6 to +3	V
Peak ac . . . . .	-6 to +6	V
GATE No. 2-TO-SOURCE VOLTAGE, $V_{G2S}$ : Continuous (dc) . . . . .	-6 to 30% of $V_{DS}$	V
Peak ac . . . . .	-6 to +6	V
* DRAIN-TO-GATE VOLTAGE, $V_{DG1}$ OR $V_{DG2}$ . . . . .	+20	V
* DRAIN CURRENT, $I_D$ . . . . .	50	mA
* TRANSISTOR DISSIPATION, $P_T$ : At ambient } up to $25^\circ\text{C}$ . . . . .	330	mW
temperatures } above $25^\circ\text{C}$ . . . . .	derate linearly at 2.2 mW/ $^\circ\text{C}$	
* AMBIENT TEMPERATURE RANGE: Storage and Operating . . . . .	-65 to +175	$^\circ\text{C}$
* LEAD TEMPERATURE (During soldering): At distances $\geq 1/32$ inch from seating surface for 10 seconds max. . . . .	265	$^\circ\text{C}$

\*In accordance with JEDEC registration data format (JS-9 RDF-19A)

### Performance Features

- Superior cross-modulation performance and greater dynamic range than bipolar or single-gate FETs
- Wide dynamic range permits large-signal handling before overload
- Dual-gate permits simplified agc circuitry
- Virtually no agc power required
- Greatly reduces spurious responses in FM receivers

### Device Features

- Back-to-back diodes protect each gate against handling and in-circuit transients
- High forward transconductance —  $g_{fs} = 15,000 \mu\text{mho (typ.)}$
- High unneutralized RF power gain —  $G_{ps} = 12.5 \text{ dB (typ.) at } 400 \text{ MHz}$   
 $= 19 \text{ dB (typ.) at } 200 \text{ MHz}$
- Low VHF noise figure — 3.9 dB (typ.) at 400 MHz  
3.0 dB (typ.) at 200 MHz

ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$ unless otherwise specified	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS	
			Min.	Typ.	Max.		
Gate No. 1-to-Source Cutoff Voltage	$V_{G1S(off)}$	$V_{DS} = +15\text{ V}, I_D = 50\ \mu\text{A}$ $V_{G2S} = +4\text{ V}$	-0.1	-1	-3	V	
Gate No. 2-to-Source Cutoff Voltage	$V_{G2S(off)}$	$V_{DS} = +15\text{ V}, I_D = 50\ \mu\text{A}$ $V_{G1S} = 0$	-0.1	-1	-3	V	
Gate No. 1-Terminal Forward Current	$I_{G1SSF}$	$V_{G1S} = +1\text{ V}$ $V_{G2S} = V_{DS} = 0$	-	-	50	nA	
Gate No. 1-Terminal Reverse Current	$I_{G1SSR}$	$V_{G1S} = -6\text{ V}$ $V_{G2S} = V_{DS} = 0$	-	-	5	$\mu\text{A}$	
Gate No. 2-Terminal Forward Current	$I_{G2SSF}$	$V_{G2S} = +6\text{ V}$ $V_{G1S} = V_{DS} = 0$	-	-	50	nA	
Gate No. 2-Terminal Reverse Current	$I_{G2SSR}$	$V_{G2S} = -6\text{ V}$ $V_{G1S} = V_{DS} = 0$	-	-	5	$\mu\text{A}$	
Zero-Bias Drain Current	$I_{DS}$	$V_{DS} = +15\text{ V}, V_{G1S} = 0$ $V_{G2S} = +4\text{ V}$	0.5	5.0	12	mA	
Forward Transconductance (Gate No. 1-to-Drain)	$g_{fs}$	$V_{DS} = +15\text{ V}$ $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$	f = 1 kHz	10,000	15,000	20,000	$\mu\text{mho}$
Small-Signal, Short-Circuit Input Capacitance <sup>1</sup>	$C_{iss}$			4.0	6.0	8.5	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1) <sup>2</sup>	$C_{rss}$		f = 1 MHz	0.005	0.02	0.03	pF
Small-Signal, Short-Circuit Output Capacitance	$C_{oss}$			-	2.0	-	pF
Power Gain (see Fig. 1)	$G_{pS}$		f = 400 MHz	10	12.5	-	dB
Noise Figure (see Fig. 1)	NF			-	3.9	6.0	dB
Bandwidth	BW		28	-	38	MHz	
Gate-to-Source Forward Breakdown Voltage	Gate No. 1 $V_{(BR)G1SSF}$	$I_{G1SSF} = 100\ \mu\text{A}$	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	6.5	-	13	V
	Gate No. 2 $V_{(BR)G2SSF}$						
Gate-to-Source Reverse Breakdown Voltage	Gate No. 1 $V_{(BR)G1SSR}$	$I_{G1SSR} = 100\ \mu\text{A}$	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	-6.5	-	-13	V
	Gate No. 2 $V_{(BR)G2SSR}$						


<sup>1</sup> Capacitance between Gate No. 1 and all other terminals.

<sup>2</sup> Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

\* In accordance with JEDEC registration data format (J5-9 RDF-19A)

**OPERATING CONSIDERATIONS**

The flexible leads of the 3N200 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.



All resistances in ohms

All capacitances in pF

C<sub>1</sub>, C<sub>2</sub>: 1.3-5.4 pF variable air capacitor: Hamnerland Mac 5 type or equivalent

C<sub>3</sub>: 1.9-13.8 pF variable air capacitor: Hamnerland Mac 15 type or equivalent

C<sub>4</sub>: Approx. 300 pF - capacitance formed between socket cover & chassis

C<sub>5</sub>: 0.8-4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent

L<sub>1</sub>, L<sub>2</sub>: Inductance to tune circuit

Fig. 1 - 400 MHz power gain and noise figure test circuit

Typical Characteristics




Fig. 2- $I_D$  vs.  $V_{G1S}$




Fig. 3- $I_D$  vs.  $V_{G2S}$




Fig. 4- $I_D$  vs.  $V_{DS}$




Fig. 5- $V_{AGC}$  vs.  $V_{G1S}$

y and s Parameters vs. Frequency

TEST CONDITIONS: Drain-to-Source Volts ( $V_{DS}$ ) = 15, Drain Milliamperes ( $I_D$ ) = 10, Gate No. 2-to-Source Volts ( $V_{G2S}$ ) = 4

CHARACTERISTICS	SYMBOL	FREQUENCY (MHz)					UNITS
		100	200	300	400	500	
Maximum Available Power Gain	MAG	32	24	17.5	13	10	dB
Maximum Usable Power Gain (Unneutralized)*	MUG	32	24	17.5	13	10	dB
<b>Y Parameters</b>							
Input Conductance	$g_{is}$	0.25	0.8	2.0	3.6	6.2	mmho
Input Susceptance	$b_{is}$	3.4	5.8	8.5	11.2	15.5	mmho
Magnitude of Forward Transadmittance	$ y_{fs} $	15.3	15.3	15.4	15.5	16.3	mmho
Angle of Forward Transadmittance	$\angle y_{fs}$	-15	-25	-35	-47	-60	degrees
Output Conductance	$g_{os}$	0.15	0.3	0.5	0.8	1.1	mmho
Output Susceptance	$b_{os}$	1.5	2.7	3.6	4.25	5.0	mmho
Magnitude of Reverse Transadmittance	$ y_{rs} $	0.012	0.025	0.06	0.14	0.26	mmho
Angle of Reverse Transadmittance	$\angle y_{rs}$	-60	-25	0	14	20	degrees
<b>S Parameters</b>							
Magnitude of Input Reflection Coeff.	$ s_{is} $	0.97	0.90	0.84	0.78	0.70	
Angle of Input Reflection Coeff.	$\angle s_{is}$	-20	-32	-55	-68	-82	degrees
Magnitude of Forward Transmission Coeff.	$ s_{fs} $	1.50	1.40	1.25	1.1	0.9	
Angle of Forward Transmission Coeff.	$\angle s_{fs}$	153	133	112	90	70	degrees
Magnitude of Output Reflection Coeff.	$ s_{os} $	0.985	0.95	0.93	0.92	0.91	
Angle of Output Reflection Coeff.	$\angle s_{os}$	-7.5	-16	-22	-28	-34	degrees
Magnitude of Reverse Transmission Coeff.	$ s_{rs} $	0.001	0.0025	0.005	0.010	0.0165	
Angle of Reverse Transmission Coeff.	$\angle s_{rs}$	100	125	141	150	142	degrees

\*Limited only by practical design considerations

Typical y Parameters vs. V<sub>DS</sub>




Fig. 6 -  $y_{12}$  vs.  $V_{DS}$

9255-4582




Fig. 7 -  $y_{02}$  vs.  $V_{DS}$

9255-4583




Fig. 8 -  $y_{f1}$  vs.  $V_{DS}$

9255-4584




Fig. 9 -  $y_{r1}$  vs.  $V_{DS}$

9255-4585

Typical y Parameters vs. I<sub>D</sub>




Fig. 10 -  $y_{12}$  vs.  $I_D$

9255-4586




Fig. 11 -  $y_{02}$  vs.  $I_D$

9255-4587

Typical  $y$  Parameters vs.  $I_D$  (cont'd)




Fig. 12 -  $y_{fs}$  vs.  $I_D$

9255-4588




Fig. 13 -  $y_{rs}$  vs.  $I_D$

9255-4589

Typical  $y$  Parameters vs.  $V_{G2S}$




Fig. 14 -  $y_{is}$  vs.  $V_{G2S}$

9255-4590




Fig. 15 -  $y_{os}$  vs.  $V_{G2S}$

9255-4591




Fig. 16 -  $y_{fs}$  vs.  $V_{G2S}$

9255-4592




Fig. 17 -  $y_{rs}$  vs.  $V_{G2S}$

9255-4593



Typical Characteristics




Fig. 18-  $g_{fs2}$  vs.  $V_{G2S}$




Fig. 19-  $g_{fs}$  vs.  $V_{G1S}$





Fig. 20- Noise figure vs. generator source admittance

DIMENSIONAL OUTLINE  
JEDEC TO-72



Dimensions in Inches and Millimeters


Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

TERMINAL DIAGRAM




- LEAD 1-DRAIN
- LEAD 2-GATE No. 2
- LEAD 3-GATE No. 1
- LEAD 4-SOURCE, SUBSTRATE AND CASE



# MOS Field-Effect Transistors

## 40819



## Silicon Dual-Insulated-Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits

For RF Amplifier Applications up to 250 MHz

### Device Features

- back-to-back diodes protect each gate against handling and in-circuit transients
- high forward transconductance:  $g_{fs} = 12,000 \mu\text{mho}$  (typ.)
- high unneutralized RF power gain:  $G_{PS} = 18 \text{ dB}$  (typ.) at 200 MHz
- low VHF noise figure: 3.5 dB (typ.) at 200 MHz
- low gate leakage currents:  $I_{G1SS} \text{ \& } I_{G2SS} = 50 \text{ nA}$  at  $T_A = 25^\circ \text{ C}$
- increased drain-to-source voltage rating:  $V_{DS} = -0.2 \text{ to } +25 \text{ V}$

RCA-40819 is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor (FET).

The excellent overall performance characteristics of the RCA-40819 make it useful for a wide variety of rf-amplifier applications at frequencies up to 250 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The two-gate arrangement of the 40819 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and ac grounding Gate No.2. The reduced capacitance allows operation at maximum gain *without neutralization* and reduces local oscillator feedthrough to the antenna — features of special importance in rf and if amplifiers.

Special back-to-back diodes are diffused directly into the MOS\* pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately  $\pm 10$  volts and protect the gates against damage in all normal handling and usage.

The back-to-back diode configuration permits the 40819 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the low junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

### Applications

- RF amplifier, mixer, and IF amplifier in military, industrial, and consumer communications equipment
- aircraft and marine vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

### Performance Features

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET s
- wide dynamic range permits large-signal handling before overload
- virtually no agc power required
- greatly reduces spurious responses in FM receivers
- dual gate permits simplified AGC circuitry

The 25-volt drain-to-source rating permits the use of higher voltage power supplies.

The 40819 is hermetically sealed in the metal JEDEC TO-72 package.

\*Metal-Oxide-Semiconductor

**Maximum Ratings**

*Continuous Working Voltage<sup>#</sup>, at T<sub>A</sub> = 25°C:*

Gate No.1-to-Source Voltage, V <sub>G1S</sub> ..	-6 to +3	V
Gate No.2-to-Source Voltage, V <sub>G2S</sub> ..	-6 to +6 or 40% of V <sub>DS</sub> (whichever value is less)	V
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub> .....	+25	V

*Absolute Maximum Values, at T<sub>A</sub> = 25°C:*

Drain-to-Source Voltage, V <sub>DS</sub> .....	-0.2 to +25	V
Gate Terminal Current, I <sub>G1S</sub> or I <sub>G2S</sub> .....	±100	μA
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub> .....	+31	V
Drain Current, I <sub>D</sub> .....	50	mA
Transistor Dissipation, P <sub>T</sub> :		
At T <sub>A</sub> up to 25°C .....	330	mW
At T <sub>A</sub> above 25°C .....	derate linearly 2.2 mW/°C	
Ambient Temperature Range:		
Operating and Storage .....	-65 to +175	°C
Lead Temperature (During Soldering):		
At distances 1/32 in from seating surface for 10 s max. ....	265	°C

<sup>#</sup>Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the absolute Maximum Ratings are not exceeded.


**ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25° C unless otherwise specified**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS	
			Min.	Typ.	Max.		
Gate-No.1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 200 μA V <sub>G2S</sub> = +4 V	-	-2	-4	V	
Gate-No.2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 200 μA V <sub>G1S</sub> = 0	-	-2	-4	V	
Gate-No.1-Leakage Current	I <sub>G1SS</sub>	V <sub>G1S</sub> = ± 6 V V <sub>DS</sub> = 0, V <sub>G2S</sub> = 0	-	-	50	nA	
Gate-No.2-Leakage Current	I <sub>G2SS</sub>	V <sub>G2S</sub> = ± 6 V V <sub>DS</sub> = 0, V <sub>G1S</sub> = 0	-	-	50	nA	
Zero-Bias Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = + 15 V V <sub>G2S</sub> = +4 V, V <sub>G1S</sub> = 0	5	15	35	mA	
Forward Transconductance (Gate-No.1-to-Drain)	g <sub>fs</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 1 kHz	-	12,000	-	μmho	
Small-Signal, Short-Circuit Input Capacitance†	C <sub>iSS</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 1 MHz	-	6	-	pF	
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No.1)♦	C <sub>rSS</sub>		0.005	0.02	0.03	pF	
Small-Signal, Short-Circuit Output Capacitance	C <sub>oSS</sub>		-	2	-	pF	
Power Gain (see Fig. 1)	G <sub>PS</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 200 MHz	14	18	-	dB	
Maximum Available Power Gain	MAG		-	20	-	dB	
Maximum Usable Power Gain (unneutralized)	MUG		-	20*	-	dB	
Noise Figure (see Fig. 1)	NF		-	3.5	6.0	dB	
Magnitude of Forward Transadmittance	Y <sub>fs</sub>		-	12,000	-	μmho	
Phase Angle of Forward Transadmittance	θ		-	-35	-	degrees	
Input Resistance	r <sub>iSS</sub>		-	1	-	kΩ	
Output Resistance	r <sub>oSS</sub>		-	2.8	-	kΩ	
Protective Diode Knee Voltage	V <sub>knee</sub>		I <sub>diode</sub> (reverse) = ±100 μA	-	±10	-	V

\* Limited only by practical design considerations.

♦ Three-terminal measurement with Gate No.2 and Source returned to guard terminal.

† Capacitance between Gate No.1 and all other terminals



#Ferrite bead (4); Pyroferic Co.  
 "Carbonyl J" 0.09 in OD; 0.03  
 in ID; 0.063 in thickness.

Q = 40673  
 ▼ Disc ceramic.  
 \* Tubular ceramic.

- All resistors in ohms
- All capacitors in pF
- C1: 1.8 – 8.7 pF variable air capacitor: E. F. Johnson Type 160-104, or equivalent.
- C2: 1.5 – 5 pF variable air capacitor: E. F. Johnson Type 160-102, or equivalent.
- C3: 1 – 10 pF piston-type variable air capacitor: JFD Type VAM-010; Johanson Type 4335, or equivalent.
- C4: 0.8 – 4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent.
- L1: 4 turns silver-plated 0.02-in thick, 0.075-0.085 in wide, copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.80 in.
- L2: 4-1/2 turns silver-plated 0.02 in thick, 0.085-0.095-in wide, 5/16-in; ID Coil = .90 in long.

Fig. 1. 200 MHz power gain and noise figure test circuit




Fig. 2. NF vs. VG2S




Fig. 3. NF vs. ID




Fig. 4. Gps vs. VG2S




Fig. 5. MAG vs. f




Fig. 6.  $I_D$  vs.  $V_{G1S}$




Fig. 7.  $I_D$  vs.  $V_{G2S}$

Typical  $\gamma$  Parameters vs.  $V_{DS}$




Fig. 8.  $y_{is}$  vs.  $V_{DS}$




Fig. 9.  $y_{os}$  vs.  $V_{DS}$




Fig. 10.  $y_{fs}$  vs.  $V_{DS}$




Fig. 11.  $y_{rs}$  vs.  $V_{DS}$

Typical  $y$  Parameters vs.  $I_D$




Fig. 12.  $y_{is}$  vs.  $I_D$




Fig. 13.  $y_{os}$  vs.  $I_D$




Fig. 14.  $y_{fs}$  vs.  $I_D$




Fig. 15.  $y_{rs}$  vs.  $I_D$

Typical  $y$  Parameters vs.  $V_{G2S}$




Fig. 16.  $y_{is}$  vs.  $V_{G2S}$




Fig. 17.  $v_{os}$  vs.  $V_{G2S}$




Fig. 18.  $y_{fs}$  vs.  $V_{G2S}$




Fig. 19.  $y_{rs}$  vs.  $V_{G2S}$

Typical y Parameters vs. Frequency




Fig. 20.  $y_{is}$  vs. frequency




Fig. 21.  $v_{os}$  vs. frequency




Fig. 22.  $y_{fs}$  vs. frequency




Fig. 23.  $y_{rs}$  vs. frequency




Fig. 24.  $g_{fs}$  and  $I_D$  vs.  $V_{G2S}$




Fig. 25.  $g_{fs}$  vs.  $V_{G1S}$





Fig. 26.  $g_{f2}$  vs.  $V_{G2S}$



TERMINAL DIAGRAM


OPERATING CONSIDERATIONS

The flexible leads of the 40819 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.



- LEAD 1 - DRAIN
- LEAD 2 - GATE No.2
- LEAD 3 - GATE No.1
- LEAD 4 - SOURCE, SUBSTRATE, AND CASE

DIMENSIONAL OUTLINE  
JEDEC TO-72



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	.170	.210	4.32	5.33	
phi b	.016	.021	.406	.533	2
phi b2	.016	.019	.406	.483	2
phi D	.209	.230	5.31	5.84	
phi D1	.178	.195	4.52	4.95	
e	.100 T.P.		2.54 T.P.		4
e1	.050 T.P.		1.27 T.P.		4
h		.030		.762	
j	.036	.046	.914	1.17	
k	.028	.048	.711	1.22	3
l	.500		12.70		2
l1		.050		1.27	2
l2	.250		6.35		2
alpha	45° T.P.		45° T.P.		4, 6

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads) phi b2 applies between l1 and l2. phi b applies between l2 and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in l1 and beyond .500" (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter .019" (.483 mm) measured in gaging plane .054" (1.37 mm) + .001" (.025 mm) - .000" (.000 mm) below the seating plane of the product shall be within .007" (.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.

92CS-17444



# MOS Field-Effect Transistors

40600  
40601  
40602

RCA 40600, 40601, and 40602\* are n-channel depletion type, dual-insulated-gate, field-effect transistors utilizing the MOS construction. These devices have characteristics which make them highly desirable for rf-amplifier applications (40600), mixer applications (40601), and first-if-amplifier applications (40602) in vhf TV receivers and other types of commercial equipment operating at frequencies up to approximately 250 MHz.

These transistors feature a series arrangement of two separate channels, each channel having an independent control gate. In amplifier applications the 40600 and 40602 with their wide dynamic range provide substantially better cross-modulation performance than is obtainable with bipolar or single-gate field-effect transistors. In mixer applications the 40601 provides excellent isolation between the oscillator and rf signals because each of the two signal frequencies being mixed has its own control element. The wide dynamic range of the 40601 minimizes cross-modulation which is generally encountered in mixer stages.

Provision of two insulated gates also results in extremely low feedback capacitances (0.02 pF typ.), a feature which enables the 40600 and 40602 to provide high maximum useable power gains in unneutralized circuits — for example, 20 dB at 200 MHz typ. for the 40600, and 35 dB typ. at 44 MHz for the 40602. The gain of the rf and if stages can be controlled by applying agc voltage to gate No.2 and agc delay is easily obtained. Virtually no agc power is required for full gain reduction.

Types 40600, 40601, and 40602 are hermetically sealed in metal JEDEC TO-72 packages.

\* Formerly dev. types TA7149, TA7262, TA7189, respectively.

**Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^\circ\text{C}$ :**

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	0 to +20	V
GATE No.1-TO-SOURCE VOLTAGE, $V_{G1S}$ :		
Continuous (dc) . . . . .	+1 to -8	V
Peak ac . . . . .	+20 to -8	V
GATE No.2-TO-SOURCE VOLTAGE, $V_{G2S}$ :		
Continuous (dc) . . . . .	-8 to 40% of $V_{DS}$	V
Peak ac . . . . .	-8 to +20	V
DRAIN-TO-GATE VOLTAGE, $V_{DG1}$ or $V_{DG2}$ .	+20	V
DRAIN CURRENT, $I_D$ (Pulsed):		
Pulse duration $\leq 20$ ms,		
duty factor $\leq 0.15$ . . . . .	50	mA
TRANSISTOR DISSIPATION, $P_T$ :		
At ambient } up to $25^\circ\text{C}$ . . . . .	400	mW
temperatures } above $25^\circ\text{C}$ . . . . .	derate linearly at	$2.67 \text{ mW}/^\circ\text{C}$
AMBIENT TEMPERATURE RANGE:		
Storage and Operating . . . . .	-65 to +175	$^\circ\text{C}$
LEAD TEMPERATURE (During soldering):		
At distances $> 1/32''$ from seating		
surface for 10 seconds max. . . . .	265	$^\circ\text{C}$

## SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTORS



TO-72

### N-Channel Depletion Types For VHF TV Receiver Applications

#### APPLICATIONS

- VHF TV Receiver
  - 40600 for rf amplifier applications
  - 40601 for mixer applications
  - 40602 for first-if-amplifier applications

#### PERFORMANCE FEATURES

- superior cross-modulation performance and greater dynamic range than bipolar and single-gate field-effect transistors
- permits use of vacuum-tube biasing techniques
- excellent thermal stability

#### DEVICE FEATURES

- extremely low feedback capacitance  
 $C_{RSS} = 0.02 \text{ pF typ.}$
- high power gain  
 $MUG_U = 20 \text{ dB typ. for 40600}$   
 $MAG = 35 \text{ dB typ. for 40602}$   
 $MAG_C = 14 \text{ dB typ. for 40601}$

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			40600, 40601, 40602			
			Min.	Typ.	Max.	
Gate No.1-to-Source Cutoff Voltage	$V_{G1S(\text{off})}$	$V_{DS} = +15\text{V}$ , $I_D = 200 \mu\text{A}$ $V_{G2S} = +4\text{V}$	-	-2	-	V
Gate No.2-to-Source Cutoff Voltage	$V_{G2S(\text{off})}$	$V_{DS} = +15\text{V}$ , $I_D = 200 \mu\text{A}$ $V_{G1S} = 0$	-	-2	-	V
Gate No.1 Leakage Current	$I_{G1SS}$	$V_{G1S} = -20\text{V}$ , $V_{G2S} = 0$ , $V_{DS} = 0$	-	-	1	nA
Gate No.2 Leakage Current	$I_{G2SS}$	$V_{G2S} = -20\text{V}$ , $V_{G1S} = 0$ , $V_{DS} = 0$	-	-	1	nA
Drain Current	$I_{DSS}$	$V_{DS} = +13\text{V}$ , $V_{G1S} = 0$ , $V_{G2S} = +4\text{V}$	-	18	-	mA
Forward Transconductance	$g_{fs}$	$V_{DS} = +13\text{V}$ , $I_D = 10 \text{ mA}$ $V_{G2S} = +4\text{V}$ , $f = 1 \text{ kHz}$	-	10000	-	$\mu\text{mho}$


TYPICAL PERFORMANCE CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	40600 RF AMPLIFIER $f = 200 \text{ MHz}$	40602 IF AMPLIFIER $f = 44 \text{ MHz}$	40601 MIXER $f = 200 \text{ MHz}$	UNITS
		$V_{G1S}$ is adjusted for $I_D = 10 \text{ mA}$ Gate No.2 at AC ground potential $V_{DS} = 13\text{V}$ , $V_{G2S} = +4\text{V}$			
Small-Signal, Short Circuit Reverse-Transfer Capacitance (Drain-to-Gate No.1) at $f = 1 \text{ MHz}$	$C_{riss}$	0.02 typ. 0.03 max.	0.02 typ. 0.03 max.	0.02 typ. 0.03 max.	pF
Output Capacitance	$C_{oss}$	2.2	2.2	2.2 at $f = 44 \text{ MHz}$	pF
Input Capacitance	$C_{iss}$	5.5	5.5	5.5	pF
Input Resistance	$r_{iss}$	1.2	10	1.2	$\text{k}\Omega$
Output Resistance	$r_{oss}$	2.8	12	12 at $f = 44 \text{ MHz}$	$\text{k}\Omega$
Magnitude of Forward Transadmittance	$ Y_{fs} $	11000	11000	2700*	$\mu\text{mho}$
Phase Angle of Forward Transadmittance	$\angle\theta$	-46	-11	-	degrees
Maximum Available Power Gain	MAG	20	35	14**	dB
Maximum Usable Power Gain (Unneutralized)	$MUG_u$	20 <sup>▲</sup>	1 Stage 28 2 Stages 26 3 Stages 24	- - -	dB dB dB
Power Gain See Fig.1 for measurement circuit	$G_{PS}$	17.5	-	-	dB
Noise Figure	NF	5 max.	-	-	dB

\* Magnitude of forward conversion transadmittance

\*\* Maximum available conversion gain

▲ Limited by practical design considerations



- \* Tubular ceramic.
- ▼ Disk ceramic.
- # Ferrite bead (1/2 used); Indiana General No. H1742C-(A-147) or F1157-1-H, or equivalent.
- C<sub>1</sub>, C<sub>2</sub>: 1.5-5 pF variable air capacitor: E. F. Johnson Type 160-102, or equivalent.
- C<sub>3</sub>: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johnson Type 4335, or equivalent.
- C<sub>4</sub>: 0.3-3 pF piston-type variable air capacitor: Roanwell Type MH-13, or equivalent.
- L<sub>1</sub>: 5 turns silver-plated 0.02" thick, 0.07"- 0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C<sub>1</sub> end of winding.
- L<sub>2</sub>: Same as L<sub>1</sub> except winding length approx. 0.7"; no tap.

Fig.1 - 200 MHz Power Gain and Noise Figure Test Circuit for 40600 and 40602

TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 200 MHz




Fig.2 -  $Y_{is}$  vs.  $I_D$




Fig.3 -  $Y_{os}$  vs.  $I_D$




Fig.4 -  $Y_{fs}$  vs.  $I_D$






Fig.5 -  $Y_{rs}$  vs.  $I_D$

TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 200 MHz




92CS-14764R1

Fig. 6 -  $Y_{is}$  vs.  $V_{DS}$




92CS 14783

Fig. 7 -  $Y_{os}$  vs.  $V_{DS}$




92CS-14762R1

Fig. 8 -  $Y_{fs}$  vs.  $V_{DS}$




92CS-14786R1

Fig. 9 -  $Y_{rs}$  vs.  $V_{DS}$



92CS-14765

Fig. 10 -  $Y_{is}$  vs.  $V_{G2S}$



92CS 14767

Fig. 11 -  $Y_{os}$  vs.  $V_{G2S}$

TYPICAL Y-PARAMETER CHARACTERISTICS at 200 MHz




Fig. 12 - Yfs vs. VG2S




Fig. 13 - Yrs vs. VG2S

TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 44 MHz




Fig. 14 - Yis vs. ID




Fig. 15 - Yos vs. ID




Fig. 16 - Yfs vs. ID




Fig. 17 - Yrs vs. ID

TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 44 MHz




Fig. 18 -  $Y_{is}$  vs.  $V_{DS}$




Fig. 19 -  $Y_{os}$  vs.  $V_{DS}$




Fig. 20 -  $Y_{fs}$  vs.  $V_{DS}$




Fig. 21 -  $Y_{rs}$  vs.  $V_{DS}$




Fig. 22 -  $Y_{is}$  vs.  $V_{G2S}$




Fig. 23 -  $Y_{os}$  vs.  $V_{G2S}$

TYPICAL SMALL-SIGNAL Y-PARAMETER CHARACTERISTICS at 44 MHz




Fig.24 -  $Y_{fs}$  vs.  $V_{G2S}$




Fig.25 -  $Y_{rs}$  vs.  $V_{G2S}$

TYPICAL SMALL-SIGNAL CHARACTERISTICS vs. FREQUENCY




Fig.26 -  $C_{iss}$  and  $R_{iss}$  vs.  $f$




Fig.27 -  $C_{oss}$  and  $R_{oss}$  vs.  $f$





Fig.28 -  $Y_{fs}$  vs.  $f$




TYPICAL TRANSFER CHARACTERISTICS



92CS-14790R1


Fig. 29 - ID vs. VG1S



92CS-14789R1


Fig. 30 - ID vs. VG2S

TYPICAL OPERATING CHARACTERISTICS



92CS-14721

Fig. 31 - gfs1 vs. VG1S




92CS 14787R1

Fig. 32 - gfs2 vs. VG2S

DIMENSIONAL OUTLINE FOR TYPES 40600, 40601, and 40602

JEDEC TO-72



92CS-11941R2


**Note 1:** Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

**Note 2:** The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

**Note 3:** Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

**Note 4:** Measured from actual maximum diameter.

TERMINAL DIAGRAM



- Lead 1 - Drain
- Lead 2 - Gate No. 2
- Lead 3 - Gate No. 1
- Lead 4 - Source, Substrate and Case



# MOS Field-Effect Transistors

40603

40604

RCA 40603 and 40604\* are n-channel silicon, depletion type, dual insulated-gate, field-effect transistors utilizing the MOS construction.

These devices have exceptional characteristics for rf-amplifier (40603) and mixer applications (40604) in FM tuners and other commercial equipment operating at frequencies up to approximately 150 MHz. These transistors feature a series arrangement of two separate channels, each channel having an independent control gate. For amplifier applications the 40603 with its wide dynamic range provides substantially better cross-modulation performance and relative freedom from spurious responses than is obtainable with bipolar or single-gate field-effect transistors. The mixing function performed by the 40604 is unique in that the signal applied to gate No.2 is used to modulate the input-gate (gate No.1) transfer characteristic. This technique is superior to conventional "square law" mixing, which can only be accomplished in the non-linear region of the device transfer characteristic.

Because of the low feedback capacitance (0.02 typ. pF) the 40603 can provide a power gain of 25 dB (typ.) at 100 MHz in an unneutralized amplifier circuit.

The gain of the rf stage can be controlled by applying agc voltage to gate No.2. Virtually no agc power is required for full gain reduction.


The 40603 and 40604 are hermetically sealed in JEDEC TO-72 packages.

\* Formerly dev. types TA7150 and TA7151, respectively.

## Maximum Ratings, Absolute-Maximum Values at $T_A = 25^\circ\text{C}$ :

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	0 to +20	V
GATE No.1-TO-SOURCE VOLTAGE, $V_{G1S}$ :		
Continuous (dc) . . . . .	-8 to +1	V
Peak ac . . . . .	-8 to +20	V
GATE No.2-TO-SOURCE VOLTAGE, $V_{G2S}$ :		
Continuous (dc) . . . . .	-8 to 40% of $V_{DS}$	V
Peak ac . . . . .	-8 to +20	V
DRAIN-TO-GATE VOLTAGE, $V_{DG1}$ or $V_{DG2}$ . . . . .	+20	V
DRAIN CURRENT, $I_D$ (Pulsed):		
Pulse duration $\leq 20$ ms, duty factor $\leq 0.15$ . . . . .	50	mA
TRANSISTOR DISSIPATION, $P_T$ :		
At ambient } up to $25^\circ\text{C}$ . . . . .	400	mW
temperatures } above $25^\circ\text{C}$ . . . . .	derate linearly at 2.67 mW/ $^\circ\text{C}$	
AMBIENT TEMPERATURE RANGE:		
Storage and Operating . . . . .	-65 to +175	$^\circ\text{C}$
LEAD TEMPERATURE (During soldering):		
At distances $> 1/32"$ from seating surface for 10 seconds max. . . . .	265	$^\circ\text{C}$

## SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTORS



TO-72

### N-Channel Depletion Types For FM Tuner Applications

#### PERFORMANCE FEATURES

- large dynamic range permits large-signal handling before overload
- dual gates allow product mixing with extremely low harmonic generation
- greatly reduces spurious responses in FM receivers
- permits use of vacuum-tube biasing techniques
- excellent thermal stability
- superior cross-modulation performance and greater dynamic range than bipolar and single-gate field-effect transistors

#### DEVICE FEATURES

- extremely low feedback capacitance  
 $C_{rss} = 0.02$  pF typ.
- high unneutralized RF power gain  
MUG = 25 dB (typ.) for 40603
- low noise figure  
NF = 2.5 dB typ. for 40603

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$ 

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			40603 RF AMPLIFIER		40604 MIXER		
			Typ.	Max.	Typ.	Max.	
Gate No.1-to-Source Cutoff Voltage	$V_{G1S(off)}$	$V_{DS} = +15\text{ V}$ , $I_D = 200\ \mu\text{A}$ $V_{G2S} = +4\text{ V}$	-2	--	-2	--	V
Gate No.2-to-Source Cutoff Voltage	$V_{G2S(off)}$	$V_{DS} = +15\text{ V}$ , $I_D = 200\ \mu\text{A}$ $V_{G1S} = 0$	-2	--	-2	--	V
Gate No.1 Leakage Current	$I_{G1SS}$	$V_{G1S} = -20\text{ V}$ , $V_{G2S} = 0$ , $V_{DS} = 0$	--	1	--	1	nA
Gate No.2 Leakage Current	$I_{G2SS}$	$V_{G2S} = -20\text{ V}$ , $V_{G1S} = 0$ , $V_{DS} = 0$	--	1	--	1	nA
Zero-Bias-Voltage Drain Current	$I_{DSS}$	$V_{G2S} = +4\text{ V}$ , $V_{G1S} = 0$ , $V_{DS} = +13\text{ V}$	18	--	18	--	mA
Small-Signal, Short-Circuit Reverse-Transfer Capacitance (Drain-to-Gate-No.1)	$C_{rss}$	$V_{DS} = +13\text{ V}$ , $I_D = 10\text{ mA}$ , $f = 1\text{ MHz}$ $V_{G2S} = +4\text{ V}$	0.02	0.03	0.02	0.03	pF
Input Capacitance	$C_{iss}$	$V_{DS} = +13\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ , $f = 1\text{ MHz}$	5.5	--	5.5	--	pF
Output Capacitance	$C_{oss}$	$V_{DS} = +13\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ , $f = 100\text{ MHz}$	2.1	--	2.3	--	pF
Input Resistance	$r_{is}$	$V_{DS} = +13\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ , $f = 100\text{ MHz}$	3.5	--	3.5	--	$k\Omega$
Output Resistance	$r_{os}$	$V_{DS} = +13\text{ V}$ , $I_D = 10\text{ mA}$ , $f = 100\text{ MHz}$ $V_{G2S} = +4\text{ V}$	4	--	--	--	$k\Omega$
		$f = 10.7\text{ MHz}$	--	--	20	--	$k\Omega$
Forward Transconductance	$g_{fs}$	$V_{DS} = +13\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ , $f = 1\text{ kHz}$	10,000	--	2800*	--	$\mu\text{mho}$
Maximum Available Power Gain	MAG	$V_{DS} = +13\text{ V}$ , $I_D = 10\text{ mA}$ $V_{G2S} = +4\text{ V}$ $f = 100\text{ MHz}$ , $f_{out}$ for 40604 (mixer) = 10.7 MHz	26	--	21	--	dB
Maximum Usable Power Gain (Unneutralized)	MUG		25 <sup>▲</sup>	--	--	--	dB
Noise Figure	NF		2.5	--	--	--	dB

\* conversion transconductance

▲ or limited by practical design considerations

TYPICAL Y-PARAMETER CHARACTERISTICS at 100 MHz




Fig. 1 - Y<sub>is</sub> vs. V<sub>DS</sub>




Fig. 2 - Y<sub>os</sub> vs. V<sub>DS</sub>




Fig. 3 - Y<sub>fs</sub> vs. V<sub>G2S</sub>




Fig. 4 - Y<sub>rs</sub> vs. V<sub>DS</sub>

TYPICAL TRANSCONDUCTANCE CHARACTERISTIC




Fig. 5 - Y<sub>rs</sub> vs. V<sub>G2S</sub>




Fig. 6 - Y<sub>fs</sub> vs. V<sub>G1S</sub>

TYPICAL Y-PARAMETER CHARACTERISTICS at 100 MHz




Fig.7 - Y<sub>1s</sub> vs. I<sub>D</sub>




Fig.8 - Y<sub>0s</sub> vs. I<sub>D</sub>




Fig.9 - Y<sub>fs</sub> vs. I<sub>D</sub>





Fig.10 - Y<sub>rs</sub> vs. I<sub>D</sub>

DIMENSIONAL OUTLINE FOR TYPES 40603 and 40604  
 JEDEC TO-72




Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) of their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.

TERMINAL DIAGRAM






# MOS Field-Effect Transistors

N-Channel Depletion Types

40820—40821



## Silicon Dual-Insulated-Gate Field-Effect Transistors

With Integrated Gate-Protection Circuits  
For VHF-TV Tuner Applications

40820 — RF Amplifier

40821 — Mixer

### Device Features

- back-to-back diodes protect each gate against handling and in-circuit transients
- high forward transconductance:  $g_{fs} = 12,000 \mu\text{mho}$  (typ.)
- high unneutralized RF power gain:  $G_{ps} = 17 \text{ dB}$  (typ.) at 200 MHz (40820)
- low VHF noise figure: 3.5 dB (typ.) at 200 MHz (40820)
- low gate leakage currents:  $I_{G1SS} \text{ \& } I_{G2SS} = 50 \text{ nA}$

### Performance Features

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET s
- wide dynamic range permits large-signal handling before overload
- virtually no agc power required
- dual gate permits simplified AGC circuitry

RCA-40820 and 40821 are n-channel silicon, depletion type, dual-insulated-gate, MOS<sup>▲</sup> field-effect transistors for RF amplifier (40820) and mixer (40821) applications in VHF-TV receivers and other commercial equipment operating at frequencies up to 250 MHz.

These devices designed for VHF performance, provide excellent power gain, low-noise figures and have wide dynamic range. The dual-gate feature offers good cross-modulation performance over the AGC range and reduces feedback capacitance by shielding Gate No. 1 from the drain. The very low feedback capacitance also eliminates the need for circuit neutralization and reduces local oscillator feed-through to the antenna.

Virtually no AGC power is required because of the high gate input resistance of the MOS FET types. Automatic AGC delay can be achieved with a very slight change in the input impedance by the application of AGC voltage to Gate No. 2.

The dual-gate arrangement also makes it possible to isolate the local oscillator signal from the incoming signal by applying each signal to a separate gate.

Integral back-to-back diodes protect the gates against damage in normal handling and usage by limiting transient voltages that exceed  $\pm 10$  volts. The 40820 and 40821 are hermetically sealed in metal JEDEC TO-72 packages.

▲ Metal-Oxide-Semiconductor.

**Maximum Ratings**

*Continuous Working Voltage<sup>#</sup>, at T<sub>A</sub> = 25°C:*

	40820	40821	
Gate No. 1-to-Source Voltage, V <sub>G1S</sub> .....	-6 to +3	-4.5 to +3	V
Gate No. 2-to-Source Voltage, V <sub>G2S</sub> .....	-6 to +6 or 40% of V <sub>DS</sub> (whichever value is less)	-4.5 to +4.5 or -4.5 to 40% of V <sub>DS</sub> (whichever value is less)	V
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub> .....	+20	+20	V

*Absolute Maximum Values, at T<sub>A</sub> = 25°C:*

	40820	40821	
Drain-to-Source Voltage, V <sub>DS</sub> .....	-0.2 to +20	-0.2 to +20	V
Gate Terminal Current, I <sub>G1S</sub> or I <sub>G2S</sub> .....	±100	±100	μA
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub> .....	+26	+24.5	V
Drain Current, I <sub>D</sub> .....	50	50	mA
Transistor Dissipation:			
At T <sub>A</sub> up to 25°C .....	330	330	mW
At T <sub>A</sub> above 25°C .....	derate linearly 2.2 mW/°C		
Ambient Temperature Range:			
Operating and Storage .....	-65 to +175	-65 to +175	°C
Lead Temperature (During Soldering):			
At distances 1/32 in from seating surface for 10 s max. ....	265	265	°C

<sup>#</sup> Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the Absolute Maximum Ratings are not exceeded.

**ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS						UNITS	
			40820			40821				
			Min.	Typ.	Max.	Min.	Typ.	Max.		
Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200μA, V <sub>G2S</sub> = +4V	-	-1	-3	-	-1	-3	V	
Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200μA, V <sub>G1S</sub> = 0	-	-1	-3	-	-1	-3	V	
Gate-to-Source Forward Breakdown Voltage: Gate No. 1	V <sub>(BR)G1SSF</sub>	I <sub>G1SSF</sub> = I <sub>G2SSF</sub> = 100 μA								
Gate No. 2	V <sub>(BR)G2SSF</sub>	V <sub>G2S</sub> = V <sub>DS</sub> = 0 V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	-	11	-	V	
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1	V <sub>(BR)G1SSR</sub>	I <sub>G1SSR</sub> = I <sub>G2SSR</sub> = 100 μA								
Gate No. 2	V <sub>(BR)G2SSR</sub>	V <sub>G2S</sub> = V <sub>DS</sub> = 0 V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	-	11	-	V	
Gate No. 1-Terminal Forward Current	I <sub>G1SSF</sub>	V <sub>DS</sub> = V <sub>G2S</sub> = 0								
		V <sub>G1S</sub> = 6V	-	-	50	-	-	-	nA	
		V <sub>G1S</sub> = 4.5V	-	-	-	-	-	50	nA	
Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	V <sub>DS</sub> = V <sub>G2S</sub> = 0								
		V <sub>G1S</sub> = -6V	-	-	50	-	-	-	nA	
		V <sub>G1S</sub> = -4.5V	-	-	-	-	-	50	nA	
Gate No. 2-Terminal Forward Current	I <sub>G2SSF</sub>	V <sub>DS</sub> = V <sub>G1S</sub> = 0								
		V <sub>G2S</sub> = 6V	-	-	50	-	-	-	nA	
		V <sub>G2S</sub> = 4.5V	-	-	-	-	-	50	nA	
Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	V <sub>DS</sub> = V <sub>G1S</sub> = 0								
		V <sub>G2S</sub> = -6V	-	-	50	-	-	-	nA	
		V <sub>G2S</sub> = -4.5V	-	-	-	-	-	50	nA	
Zero-Bias Drain Current	I <sub>DS</sub>	V <sub>DS</sub> = +15V, V <sub>G1S</sub> = 0, V <sub>G2S</sub> = +4V	0.5	8	15	0.5	8	20	mA	
Forward Transconductance (Gate No. 1-to-Drain)	g <sub>fs</sub>	V <sub>DS</sub> = +15V I <sub>D</sub> = 10mA V <sub>G2S</sub> = +4V								
			f = 1 kHz	-	12000	-	-	12000	-	μmho
Small-Signal, Short-Circuit Input Capacitance	C <sub>iss</sub>									
			f = 1 MHz	-	6	8.5	-	6	9	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1)	C <sub>rss</sub>			0.005	0.02	0.03	0.005	0.02	0.04	pF
Small-Signal, Short-Circuit Output Capacitance	C <sub>oss</sub>			-	2	-	-	2	-	pF
Power Gain (see Fig. 6)	G <sub>PS</sub>		14	17	-	-	-	-	dB	
Noise Figure (see Fig. 6)	NF		-	4.5	6	-	-	-	dB	
Conversion Gain	G <sub>PS(C)</sub>		-	-	-	11	-	-	dB	

◆ Capacitance between Gate No. 1 and all other terminals.

♣ Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

TYPICAL CHARACTERISTICS




Fig. 1 -  $I_D$  vs.  $V_{G1S}$  for types 40820 and 40821.




Fig. 2 -  $I_D$  vs.  $V_{G2S}$  for types 40820 and 40821.




Fig. 3 -  $I_D$  vs.  $V_{DS}$  for types 40820 and 40821.




Fig. 4 -  $G_{PS(C)}$  vs.  $V_{LO}$  for type 40821.






Fig. 5 - Conversion power gain test circuit for type 40821.




Fig. 6 - 200 MHz power gain and noise figure test circuit for type 40820.

Table 1 - y parameters vs. frequency

CHARACTERISTICS	SYMBOL	FREQUENCY (MHz)				UNITS
		50	100	200	250	
Y Parameters						
Input Conductance	$g_{is}$	0.08	0.33	1.0	1.6	mmho
Input Susceptance	$b_{is}$	1.8	3.6	7.5	9.8	mmho
Magnitude Forward Transadmittance	$ y_{fs} $	12	12	12	12.3	mmho
Angle of Forward Transadmittance	$\angle y_{fs}$	-2	-13	-35	-45	degrees
Output Conductance	$g_{os}$	0.10	0.18	0.36	0.42	mmho
Output Susceptance	$b_{os}$	0.5	1.0	2.0	2.6	mmho
Magnitude of Reverse Transadmittance	$ y_{rs} $	8	12	25	40	$\mu$ mho
Angle of Reverse Transadmittance	$\angle y_{rs}$	-88	-73	-25	-10	degrees

Q = 40821

▼ Disc. ceramic.

\* Tubular ceramic.

All resistors in ohms

All capacitors in pF

C1, C2: 1.5-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.

C3: 1-10 pF piston-type variable air capacitor: JFD Type VAM-010, Johanson Type 4335, or equivalent.

C4: 0.9-7 pF compression-type capacitor: ARCO 400 or equivalent.

L1: 5 turns silver-plated 0.02" thick, 0.07"-0.08" wide copper ribbon. Internal diameter of winding = 0.25"; winding length approx. 0.65". Tapped at 1-1/2 turns from C1 end of winding.

L2: Ohmite Z-235 RF choke or equivalent

L3: J. W. Miller Co. #4580 0.1  $\mu$ H RF choke or equivalent.Note: If 50 $\Omega$  meter is used in place of sweep detector, a low pass filter must be provided to eliminate local oscillator voltage from load.

⊘ Ferrite bead (4): Pyroferic Co. "Carbonyl J" 0.09 in OD; 0.03 in ID; 0.063 in thickness.

Q = 40820

▼ Disc ceramic.

\* Tubular ceramic.

All resistors in ohms

All capacitors in pF

C1: 1.8 - 8.7 pF variable air capacitor: E. F. Johnson Type 160-104, or equivalent.

C2: 1.5 - 5 pF variable air capacitor: E. F. Johnson Type 160-102, or equivalent.

C3: 1 - 10 pF piston-type variable air capacitor: JFD Type VAM-010; Johanson Type 4335, or equivalent.

C4: 0.8 - 4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent.

L1: 4 turns silver-plated 0.02-in thick, 0.075-0.085 in wide, copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.80 in.

L2: 4-1/2 turns silver-plated 0.02 in thick, 0.085-0.095-in wide, 5/16-in; ID Coil  $\approx$  0.90 in. long.

TEST CONDITIONS: Drain-to-Source Volts ( $V_{DS}$ ) = 15, Drain Milliampere ( $I_D$ ) = 10,  
Gate No.2-to-Source Volts ( $V_{G2S}$ ) = 4

TYPICAL CHARACTERISTICS




Fig. 7 -  $g_{fs}$  vs.  $V_{G2S}$  for types 40820 and 40821.




Fig. 8 -  $g_{fs}$  vs.  $V_{G1S}$  for types 40820 and 40821.




Fig. 9 -  $G_{ps}$  vs.  $V_{AGC}$  for type 40820.

TYPICAL  $y$  PARAMETERS

$y$  parameters vs.  $V_{DS}$




Fig. 10 -  $y_{is}$  vs.  $V_{DS}$




Fig. 11 -  $y_{os}$  vs.  $V_{DS}$




Fig. 12 -  $y_{fs}$  vs.  $V_{DS}$




Fig. 13 -  $y_{rs}$  vs.  $V_{DS}$

$y$  parameters vs.  $I_D$




Fig. 14 -  $y_{is}$  vs.  $I_D$






Fig. 15 -  $y_{os}$  vs.  $I_D$

TYPICAL  $y$  PARAMETERS



92SS-4089


Fig. 16 -  $y_{fs}$  vs.  $I_D$



92SS-4574


Fig. 17 -  $y_{rs}$  vs.  $I_D$

$y$  parameters vs.  $V_{G2S}$




92SS-4090

Fig. 18 -  $y_{is}$  vs.  $V_{G2S}$




92CS-14767RI

Fig. 19 -  $y_{os}$  vs.  $V_{G2S}$



92SS-4091

Fig. 20 -  $y_{fs}$  vs.  $V_{G2S}$



92SS-4575


Fig. 21 -  $y_{rs}$  vs.  $V_{G2S}$

OPERATING CONSIDERATIONS

The flexible leads of the 40820 and 40821 are usually soldered to the circuit elements. As is the case with any

high-frequency semiconductor device, the tips of soldering irons MUST be grounded.

DIMENSIONAL OUTLINE – JEDEC TO-72



92CS-17444

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	.170	.210	4.32	5.33	
$\phi b$	.016	.021	.406	.533	2
$\phi b_2$	.016	.019	.406	.483	2
$\phi D$	.209	.230	5.31	5.84	
$\phi D_1$	.178	.195	4.52	4.95	
e	.100 T.P.		2.54 T.P.		4
$e_1$	.050 T.P.		1.27 T.P.		4
h		.030		.762	
j	.036	.046	.914	1.17	
k	.028	.048	.711	1.22	3
l	.500		12.70		2
$l_1$		.050		1.27	2
$l_2$	.250		6.35		2
$\alpha$	45° T.P.		45° T.P.		4, 6

**Note 1:** (Four leads). Maximum number leads omitted in this outline. "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

**Note 2:** (All leads)  $\phi b_2$  applies between  $l_1$  and  $l_2$ .  $\phi b$  applies between  $l_2$  and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in  $l_1$  and beyond .500" (12.70 mm) from seating plane.


**Note 3:** Measured from maximum diameter of the product.

**Note 4:** Leads having maximum diameter .019" (.483 mm) measured in gaging plane .054" (1.37 mm) + .001" (.025 mm) - .000" (.000 mm) below the seating plane of the product shall be within .007" (.178 mm) of their true position relative to a maximum width tab.

**Note 5:** The product may be measured by direct methods or by gage.

**Note 6:** Tab centerline.

TERMINAL DIAGRAM




- LEAD 1 – DRAIN
- LEAD 2 – GATE No.2
- LEAD 3 – GATE No.1
- LEAD 4 – SOURCE, SUBSTRATE, AND CASE



# MOS Field-Effect Transistors

N-Channel Depletion Types

## 40822 - 40823



## Silicon Dual-Insulated - Gate Field-Effect Transistors

With Integrated Gate-Protection Circuits

For FM Tuner Applications

40822 — RF Amplifier

40823 — Mixer

### Device Features

- back-to-back diodes protect each gate against handling and in-circuit transients
- high forward transconductance:  $g_{fs} = 12,000 \mu\text{mho}$  (typ.)
- high unneutralized RF power gain:  $G_{ps} = 24 \text{ dB}$  (typ.) at 100 MHz (40822)
- low VHF noise figure: 2 dB (typ.) at 100 MHz (40822)
- low gate leakage currents:  $I_{G1SS} \& I_{G2SS} = 50 \text{ nA}$  at  $T_A = 25^\circ\text{C}$

RCA-40822 and 40823 are n-channel silicon, depletion type, dual-insulated-gate, field-effect transistors for RF amplifier (40822) and mixer (40823) applications in FM receivers and other commercial equipment operating at frequencies up to 150 MHz.

These devices designed for VHF performance, provide excellent power gain, low-noise figures and have wide dynamic range. The dual-gate feature offers good cross-modulation performance over the AGC range and reduces feedback capacitance by shielding Gate No. 1 from the drain. The very low feedback capacitance also eliminates the need for circuit neutralization and reduces local oscillator feed-through to the antenna.

Virtually no power is required in AGC utilizing the 40822 and 40823. In addition, these devices minimize input impedance variations and automatically achieve AGC delay when AGC is applied to Gate No. 2. The dual-gate

### Performance Features

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's
- wide dynamic range permits large-signal handling before overload
- virtually no agc power required
- greatly reduces spurious responses in FM receivers
- dual gate permits simplified AGC circuitry

arrangement also makes it possible to isolate the local oscillator signal from the incoming signal by applying each signal to a specific gate.

Back-to-back diodes, diffused directly into the MOS pellet, protect the gates against damage in normal handling and usage by limiting transient voltages that exceed +10 volts. The 40822 and 40823 are hermetically sealed in metal JEDEC TO-72 packages.

**Maximum Ratings**

*Continuous Working Voltage<sup>#</sup>, at T<sub>A</sub> = 25°C:*

	40822	40823	
Gate No. 1-to-Source Voltage, V <sub>G1S</sub>	-6 to +3	-4.5 to +3	V
Gate No. 2-to-Source Voltage, V <sub>G2S</sub>	-6 to +6 or 40% of V <sub>DS</sub> (whichever value is less)	-4.5 to +4.5 or 40% of V <sub>DS</sub> (whichever value is less)	V
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub>	+20	+20	V

*Absolute Maximum Values, at T<sub>A</sub> = 25°C:*

	40822	40823	
Drain-to-Source Voltage, V <sub>DS</sub>	-0.2 to +18	-0.2 to +18	V
Gate Terminal Current, I <sub>G1S</sub> or I <sub>G2S</sub>	±100	±100	µA
Drain-to-Gate Voltage, V <sub>DG1</sub> or V <sub>DG2</sub>	+24	+22.5	V
Drain Current, I <sub>D</sub>	50	50	mA
Transistor Dissipation:			
At T <sub>A</sub> up to 25°C	330	330	mW
At T <sub>A</sub> above 25°C	derate linearly 2.2 mW/°C		
Ambient Temperature Range:			
Operating and Storage	-65 to +175	-65 to +175	°C
Lead Temperature (During Soldering):			
At distances 1/32 in from seating surface for 10 s max.	265	265	°C

<sup>#</sup> Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the Absolute Maximum Ratings are not exceeded.

**ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C**

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS						UNITS		
			40822			40823					
			Min.	Typ.	Max.	Min.	Typ.	Max.			
Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200µA, V <sub>G2S</sub> = +4V	-	-2	-4	-	-2	-4	V		
Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200µA, V <sub>G1S</sub> = 0	-	-2	-4	-	-2	-4	V		
Gate-to-Source Forward Breakdown Voltage:	V <sub>(BR)G1SSF</sub>	I <sub>G1SSF</sub> = I <sub>G2SSF</sub> = 100 µA	V <sub>G2S</sub> = V <sub>DS</sub> = 0	-	9	-	-	11	-	V	
				V <sub>(BR)G2SSF</sub>	V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	-	11	-
Gate-to-Source Reverse Breakdown Voltage:	V <sub>(BR)G1SSR</sub>	I <sub>G1SSR</sub> = I <sub>G2SSR</sub> = 100 µA	V <sub>G2S</sub> = V <sub>DS</sub> = 0			-	9	-	-	11	-
				V <sub>(BR)G2SSR</sub>	V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	-	11	-
Gate No. 1-Terminal Forward Current	I <sub>G1SSF</sub>	V <sub>DS</sub> = V <sub>G2S</sub> = 0	V <sub>G1S</sub> = 6 V			-	-	50	-	-	nA
			V <sub>G1S</sub> = 4.5 V	-	-	-	-	-	50	nA	
Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	V <sub>DS</sub> = V <sub>G2S</sub> = 0	V <sub>G1S</sub> = -6 V	-	-	50	-	-	-	nA	
			V <sub>G1S</sub> = -4.5 V	-	-	-	-	-	50	nA	
Gate No. 2-Terminal Forward Current	I <sub>G2SSF</sub>	V <sub>DS</sub> = V <sub>G1S</sub> = 0	V <sub>G2S</sub> = 6 V	-	-	50	-	-	-	nA	
			V <sub>G2S</sub> = 4.5 V	-	-	-	-	-	50	nA	
Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	V <sub>DS</sub> = V <sub>G1S</sub> = 0	V <sub>G2S</sub> = -6 V	-	-	50	-	-	-	nA	
			V <sub>G2S</sub> = -4.5 V	-	-	-	-	-	50	nA	
Zero-Bias Drain Current	I <sub>DS</sub>	V <sub>DS</sub> = +15 V, V <sub>G1S</sub> = 0, V <sub>G2S</sub> = +4 V	5	15	30	5	15	35	mA		
Forward Transconductance (Gate No. 1-to-Drain)	g <sub>fs</sub>	V <sub>DS</sub> = +15 V I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V	f = 1 kHz		-	12000	-	-	12000	-	µmho
Small-Signal, Short-Circuit Input Capacitance †	C <sub>iss</sub>		f = 1 MHz		-	6.5	9.5	-	6.5	10	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1) †	C <sub>rss</sub>		f = 1 MHz		0.005	0.020	0.030	0.005	0.025	0.045	pF
Small-Signal, Short-Circuit Output Capacitance	C <sub>oss</sub>		f = 1 MHz		-	2	-	-	2	-	pF
Power Gain (see Fig. 5)	G <sub>PS</sub>		f = 100MHz		19	24	-	-	-	-	dB
Noise Figure (see Fig. 5)	NF		f = 100MHz		-	2	3.5	-	-	-	dB
Conversion Gain	G <sub>PS(C)</sub>		f = 100 to 10.7MHz		-	-	-	14	18	-	dB

† Capacitance between Gate No. 1 and all other terminals.

‡ Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

TYPICAL CHARACTERISTICS FOR TYPES 40822 AND 40823




Fig. 1 -  $I_D$  vs.  $V_{G1S}$

92CS-17474




Fig. 2 -  $I_D$  vs.  $V_{G2S}$

92CS-17480





Fig. 3 -  $I_D$  vs.  $V_{DS}$

92CS-17476




92CS-17483

- C1: 1.3-5 pF variable air capacitor: E.F. Johnson Type 160-102 or equivalent.
- C2: 2.7-19.6 pF variable air capacitor: E.F. Johnson Type 160-110 or equivalent.
- C3: 80 pF max. compression-type capacitor: Arco 405 or equivalent
- L1: 8 turns No. 22 wire on 1/4" diameter air core. One turn spacing between windings. Tapped at one turn from low end.
- L2: 37 turns No. 34 wire on 3/16" diameter air core. Unloaded Q = 63
- Q: 40823.

Fig. 4 - 100/10.7-MHz conversion power gain test circuit for type 40823.





- C<sub>1</sub>, C<sub>2</sub>: 1.3-5.4 pF variable air capacitor
- C<sub>3</sub>: 1-10 pF variable air capacitor, piston type: Johanson Co., No. 4335
- C<sub>4</sub>: 1-15 pF variable air capacitor, precision piston type: Roanwell Corp. SG11129/AG
- L<sub>1</sub>, L<sub>2</sub>: 0.22 μH RF choke (7T): Miller, No. 4584
- \*Ferramic toroid (1/2 used): Indiana General, No. CF101-(0-6)

Fig. 5 - 100-MHz power gain and noise figure test circuit for type 40822.

TYPICAL CHARACTERISTICS FOR TYPES 40822 AND 40823




Fig. 6 -  $g_{fs}$  vs.  $V_{G1S}$




Fig. 7 -  $g_{fs2}$  vs.  $V_{G2S}$

TYPICAL  $\gamma$  PARAMETERS FOR TYPES 40822 and 40823

$\gamma$  Parameters vs.  $V_{DS}$




Fig. 8 -  $\gamma_{is}$  vs.  $V_{DS}$




Fig. 9 -  $\gamma_{os}$  vs.  $V_{DS}$




Fig. 10 -  $\gamma_{fs}$  vs.  $V_{DS}$




Fig. 11 -  $\gamma_{rs}$  vs.  $V_{DS}$

$\gamma$  Parameters vs.  $I_D$




Fig. 12 -  $\gamma_{is}$  vs.  $I_D$




Fig. 13 -  $\gamma_{os}$  vs.  $I_D$

TYPICAL  $y$  PARAMETERS FOR TYPES 40822 and 40823




Fig. 14 -  $y_{fs}$  vs.  $I_D$

92CS-17470




Fig. 15 -  $y_{rs}$  vs.  $I_D$

92CS-17468

$y$  Parameters vs.  $V_{G2S}$




Fig. 16 -  $y_{is}$  vs.  $V_{G2S}$

92CS-17475




Fig. 17 -  $y_{os}$  vs.  $V_{G2S}$

92CS-17479




Fig. 18 -  $y_{fs}$  vs.  $V_{G2S}$

92CS-17472




Fig. 19 -  $y_{rs}$  vs.  $V_{G2S}$


92CS-17471

**OPERATING CONSIDERATIONS**

The flexible leads of the 40820 and 40821 are usually soldered to the circuit elements. As is the case with any

high-frequency semiconductor device, the tips of soldering irons **MUST** be grounded.

**DIMENSIONAL OUTLINE – JEDEC TO-72**



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	.170	.210	4.32	5.33	
$\phi b$	.016	.021	.406	.533	2
$\phi b_2$	.016	.019	.406	.483	2
$\phi D$	.209	.230	5.31	5.84	
$\phi D_1$	.178	.195	4.52	4.95	
e	.100 T.P.		2.54 T.P.		4
e1	.050 T.P.		1.27 T.P.		4
h		.030		.762	
j	.036	.046	.914	1.17	
k	.028	.048	.711	1.22	3
l	.500		12.70		2
l <sub>1</sub>		.050		1.27	2
l <sub>2</sub>	.250		6.35		2
a	45° T.P.		45° T.P.		4, 6

**Note 1:** (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

**Note 2:** (All leads)  $\phi b_2$  applies between l<sub>1</sub> and l<sub>2</sub>.  $\phi b$  applies between l<sub>2</sub> and .500" (12.70 mm) from seating plane. Diameter is uncontrolled in l<sub>1</sub> and beyond .500" (12.70 mm) from seating plane.


**Note 3:** Measured from maximum diameter of the product.

**Note 4:** Leads having maximum diameter .019" (.483 mm) measured in gaging plane .054" (1.37 mm) + .001" (.025 mm) - .000" (.000 mm) below the seating plane of the product shall be within .007" (.178 mm) of their true position relative to a maximum width tab.

**Note 5:** The product may be measured by direct methods or by gage.

**Note 6:** Tab centerline.

**TERMINAL DIAGRAM**




- LEAD 1 – DRAIN
- LEAD 2 – GATE No.2
- LEAD 3 – GATE No.1
- LEAD 4 – SOURCE, SUBSTRATE AND CASE



# MOS Field-Effect Transistors

N-Channel Depletion Types

40841



## Silicon Dual-Insulated Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits  
General-Purpose Economy Type for Applications  
from DC to 500 MHz

### Applications:

- DC amplifiers
- RF amplifiers
- mixers
- IF amplifiers
- video amplifiers
- differential amplifiers
- frequency multipliers
- choppers
- voltage-controlled attenuators
- constant-current source
- voltage regulators
- telemetry & multiplex
- servo amplifiers
- proximity switches

RCA-40841\* is an n-channel silicon, depletion type, dual-insulated gate, field-effect transistor intended for general-purpose applications from DC to frequencies up to 500 MHz.

This MOS/FET provides excellent power gain, linear-circuit operation and has a wide dynamic operating range. Its square-law characteristics result in low cross-modulation performance over the AGC range. Its dual-gate construction reduces feedback capacitance by shielding Gate No. 1 from the drain, and makes it possible to isolate the local oscillator signal from the incoming signal by applying the two signals to separate gates. The very low feedback capacitance of this device eliminates the need for neutralization in circuits using the dual-gate configuration. Use of the device in the RF input stage of a receiver reduces local oscillator feed-through to the antenna. The 40841 requires negligible AGC power, provides automatic delay when AGC is applied to Gate No. 2, and exhibits slight input impedance variations during AGC functioning. The device has exceptionally high input impedance, an attribute for timing-circuit design.

Back-to-back diodes are fabricated on the same monolithic silicon pellet as the MOS/FET to protect the gates against damage due to electrostatic charges frequently encountered during normal handling. These back-to-back diodes also function as "transient trappers" by limiting in-circuit transient voltages that exceed  $\pm 10$  volts.

Maximum ratings and electrical characteristics are included in the data for operation of the 40841 as the equivalent of a single-gate device. For single-gate operation, connect Gate No. 1 (Term. 2) to Gate No. 2 (Term. 3), as shown in the Terminal Diagrams on Page 2. The 40841 MOS/FET is hermetically sealed in the metal JEDEC TO-72 package.

The following dual-gate MOS/FET types are specified for applications requiring premium-grade performance: 3N200, 3N187, 40673, 40819, 40820, 40821, 40822, and 40823.

- phase splitters
- thyristor trigger circuits
- industrial timers – long time delays

### Device Features:

- back-to-back diodes protect gate insulation against damage due to static charges frequently encountered during handling
- high forward transconductance:  $g_{fs} = 12,000 \mu\text{mho}$  (typ.)
- high power gain:  $G_{ps} = 32 \text{ dB}$  (typ.) at 44 MHz
- gate leakage currents:  $I_{G1SS}$  and  $I_{G2SS} = 60 \text{ nA}$  (max.) at  $T_A = 25^\circ\text{C}$
- high input impedance
- excellent thermal stability

### Performance Features:

- superior cross-modulation performance and greater dynamic range than bipolar and junction-gate FETs
- wide dynamic range permits large-signal handling before overloading
- virtually no agc power required
- greatly reduced spurious responses in AM and FM receivers
- dual-gate configuration permits simplified AGC circuitry
- operates at frequencies to 500 MHz without neutralization in circuits utilizing the dual-gate configuration
- operates up to UHF with low-noise performance

Detailed information, utilizing RCA dual-gate protected MOS/FETs in RF applications, is given in the following RCA Application Notes: AN-4431 "RF Applications of the Dual-Gate MOS/FET up to 500 MHz" and AN-4018 "Design of Gate-Protected MOS Field-Effect Transistors".

\* Formerly Developmental Type TA8242.


**Maximum Ratings**

*Absolute Maximum Values, at  $T_A = 25^{\circ}C$ :*

	Dual-Gate Configuration	Single-Gate Configuration	
Drain-to-Source Voltage, $V_{DS}$ .....	-0.2 to +18	-0.2 to +18	V
Gate Terminal Current, $I_{G1S}$ or $I_{G2S}$ .....	$\pm 100$	-	$\mu A$
Gate Terminal Current, $I_{GS}$ .....	-	$\pm 100$	$\mu A$
Drain-to-Gate Voltage, $V_{DG1}$ or $V_{DG2}$ .....	+24	-	V
Drain-to-Gate Voltage, $V_{DG}$ .....	-	+24	V
Drain Current, $I_D$ .....	50	50	mA
Transistor Dissipation:			
At $T_A$ up to $25^{\circ}C$ .....	330	330	mW
At $T_A$ above $25^{\circ}C$ .....	derate linearly 2.2 mW/ $^{\circ}C$		
Ambient Temperature Range:			
Operating and Storage .....	-65 to +175	-65 to +175	$^{\circ}C$
Lead Temperature (During Soldering):			
At distances 1/32 in from seating surface for 10 s max. ....	265	265	$^{\circ}C$
<i>Continuous Working Voltage<sup>#</sup>, at <math>T_A = 25^{\circ}C</math>:</i>			
Gate No. 1-to-Source Voltage, $V_{G1S}$ .....	-4.5 to +3	-	V
Gate No. 2-to-Source Voltage, $V_{G2S}$ .....	-4.5 to +4.5 or 40% of $V_{DS}$ (whichever value is less)	-	V
Gate-to-Source Voltage, $V_{GS}$ .....	-	-4.5 to +3	V
Drain-to-Gate Voltage, $V_{DG1}$ or $V_{DG2}$ .....	+20	-	V
Drain-to-Gate Voltage, $V_{DG}$ .....	-	+20	V


#Continuous Working Voltage Ratings must be observed to maintain device characteristics. These ratings are based on long-term continuous voltage operation but may be exceeded for short durations (e.g. testing of device characteristics), provided the Absolute Maximum Ratings are not exceeded.

**TERMINAL DIAGRAMS**



**DUAL-GATE CONFIGURATION**

LEAD 1—DRAIN  
LEAD 2—GATE No.2  
LEAD 3—GATE No.1  
LEAD 4—SOURCE  
SUBSTRATE AND CASE



**SINGLE-GATE CONFIGURATION**

LEAD 1—DRAIN  
LEADS—2 AND 3—GATE  
LEAD 4—SOURCE,  
SUBSTRATE AND CASE

ELECTRICAL CHARACTERISTICS, at T<sub>A</sub> = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS						UNITS		
			CONFIGURATION			SINGLE-GATE					
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
Gate-to-Source Cutoff Voltage:											
Dual-Gate (No. 1)	V <sub>G1S(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200μA, V <sub>G2S</sub> = +4V	-	-2	-	-	-	-	V		
Dual-Gate (No. 2)	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200μA, V <sub>G1S</sub> = 0	-	-2	-	-	-	-	V		
Single-Gate	V <sub>GS(off)</sub>	V <sub>DS</sub> = +15V, I <sub>D</sub> = 200μA	-	-	-	-	-1.6	-	V		
Gate-to-Source Forward Breakdown Voltage:											
Dual-Gate (No. 1)	V(BR)G1SSF	I <sub>G1SSF</sub> = I <sub>G2SSF</sub> = V <sub>G2S</sub> = V <sub>DS</sub> = 0	-	9	-	-	-	-	V		
Dual-Gate (No. 2)	V(BR)G2SSF	100μA V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	-	-	-	V		
Single-Gate	V(BR)GSSF	I <sub>GSSF</sub> = 100μA, V <sub>DS</sub> = 0	-	-	-	-	9	-	V		
Gate-to-Source Reverse Breakdown Voltage:											
Dual-Gate (No. 1)	V(BR)G1SSR	I <sub>G1SSR</sub> = I <sub>G2SSR</sub> = V <sub>G2S</sub> = V <sub>DS</sub> = 0	-	9	-	-	-	-	V		
Dual-Gate (No. 2)	V(BR)G2SSR	100μA V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	9	-	-	-	-	V		
Single-Gate	V(BR)GSSR	I <sub>GSSR</sub> = 100μA, V <sub>DS</sub> = 0	-	-	-	-	9	-	V		
Gate Terminal Forward Current:											
Dual-Gate (No. 1)	I <sub>G1SSF</sub>	V <sub>DS</sub> = V <sub>G2S</sub> = 0, V <sub>G1S</sub> = 6V	-	-	60	-	-	-	nA		
Dual-Gate (No. 2)	I <sub>G2SSF</sub>	V <sub>DS</sub> = V <sub>G1S</sub> = 0, V <sub>G2S</sub> = 6V	-	-	60	-	-	-	nA		
Single-Gate	I <sub>GSSF</sub>	V <sub>DS</sub> = 0, V <sub>GS</sub> = 6V	-	-	-	-	-	120	nA		
Gate Terminal Reverse Current:											
Dual-Gate (No. 1)	I <sub>G1SSR</sub>	V <sub>DS</sub> = V <sub>G2S</sub> = 0, V <sub>G1S</sub> = -6V	-	-	60	-	-	-	nA		
Dual-Gate (No. 2)	I <sub>G2SSR</sub>	V <sub>DS</sub> = V <sub>G1S</sub> = 0, V <sub>G2S</sub> = -6V	-	-	60	-	-	-	nA		
Single-Gate	I <sub>GSSR</sub>	V <sub>DS</sub> = 0, V <sub>GS</sub> = -6V	-	-	-	-	-	120	nA		
Zero-Bias Drain Current:											
Dual-Gate	I <sub>DS</sub>	V <sub>DS</sub> = +15V, V <sub>G1S</sub> = 0, V <sub>G2S</sub> = +4V	-	10	-	-	-	-	mA		
Single-Gate	I <sub>DSS</sub>	V <sub>DS</sub> = +15V, V <sub>GS</sub> = 0	-	-	-	-	3.7	-	mA		
Forward Transconductance (Gate-to-Drain)											
Dual-Gate	g <sub>fs</sub>	V <sub>DS</sub> = +15V I <sub>D</sub> = 10mA [Dual-Gate only V <sub>G2S</sub> = +4V]	1 kHz		-	12000	-	-	-	μmho	
Single-Gate	g <sub>fs</sub>		f = 1 MHz		-	-	-	7000	-	μmho	
Small-Signal, Short-Circuit Input Capacitance†	C <sub>iss</sub>		f = 1 MHz		-	6.5	-	-	11	-	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1)‡	C <sub>rss</sub>		f = 1 MHz		-	0.02	-	-	0.54	-	pF
Small-Signal, Short-Circuit Output Capacitance	C <sub>oss</sub>		f = 1 MHz		-	2	-	-	2	-	pF
Audio Spot Noise Figure*	NF		f = 1 kHz		-	0.46	-	-	-	-	dB
Power Gain	G <sub>ps</sub>	44 MHz		-	32	-	-	-	-	dB	
Conversion Gain	G <sub>ps(C)</sub>	44 MHz		-	24	-	-	-	-	dB	

† Capacitance between Gate No. 1 and all other terminals (Dual-Gate), Gate and all other terminals (Single-Gate)

‡ Three-terminal measurement with Gate No. 2 and Source returned to guard terminal (Dual-Gate)

\* Noise Figure =  $10 \log_{10} \left[ 1 + \frac{e_n^2}{4KT BW R_g} \right]$  where K =  $1.38 \times 10^{-23}$ ; T = Temperature in °Kelvin; BW = Bandwidth in Hz; R<sub>g</sub> = Generator resistance

Symbol Definitions

I <sub>DS</sub>	Zero bias drain current, dual-gate connection	V(BR)G2SSF	Gate 2-to-source forward breakdown voltage, all other terminals shorted to source
I <sub>DSS</sub>	Zero bias drain current, single-gate connection	V(BR)G1SSR	Gate 1-to-source reverse breakdown voltage, all other terminals shorted to source
I <sub>G1SS</sub>	Gate 1-to-source leakage current, all other terminals shorted to source	V(BR)G2SSR	Gate 2-to-source reverse breakdown voltage, all other terminals shorted to source
I <sub>G2SS</sub>	Gate 2-to-source leakage current, all other terminals shorted to source	V(BR)GSSF	Gate-to-source forward breakdown voltage (single gate), all other terminals shorted to source
I <sub>GSS</sub>	Gate-to-source leakage current (single gate), all other terminals shorted to source	V(BR)GSSR	Gate-to-source reverse breakdown voltage (single gate), all other terminals shorted to source
V(BR)G1SSF	Gate 1-to-source forward breakdown voltage, all other terminals shorted to source		

TYPICAL CHARACTERISTICS FOR 40841 IN DUAL-GATE CONFIGURATION




Fig. 1— $I_D$  vs.  $V_{G1S}$ .




Fig. 2— $I_D$  vs.  $V_{G2S}$ .




Fig. 3— $I_D$  vs.  $V_{DS}$ .




Fig. 4— $g_{fs}$  vs.  $V_{G1S}$ .




Fig. 5— $g_{fs2}$  vs.  $V_{G2S}$ .





Fig. 6— $e_n$  vs.  $f$ .




**TYPICAL CHARACTERISTICS FOR 40841 IN SINGLE-GATE CONFIGURATION**  
 (Terminals 2 and 3 tied together to comprise effective single-gate)




92CS-18044

Fig.7— $I_D$  vs.  $V_{DS}$ .



92CS-18047


Fig.8— $I_D$  vs.  $V_{DS}$ .



92CS-18045


Fig.9— $g_{fs}$  vs.  $I_D$ .

**TYPICAL CHARACTERISTICS FOR 40841 IN SINGLE-GATE & DUAL-GATE CONFIGURATION**



92CS-18046

Fig.10— $e_n$  vs.  $f$ .



92CM-18048

Fig.11—Typical differential amplifier utilizing the 40841 in the vertical input stage of a solid-state oscilloscope.





# MOS Field-Effect Transistors

40673

RCA-40673 is an n-channel silicon, depletion type, dual insulated-gate field-effect transistor.

Special back-to-back diodes are diffused directly into the MOS\* pellet and are electrically connected between each insulated gate and the FET's source. The diodes effectively bypass any voltage transients which exceed approximately  $\pm 10$  volts. This protects the gates against damage in all normal handling and usage.

A feature of the back-to-back diode configuration is that it allows the 40673 to retain the wide input signal dynamic range inherent in the MOSFET. In addition, the low junction capacitance of these diodes adds little to the total capacitance shunting the signal gate.

The excellent overall performance characteristics of the RCA-40673 make it useful for a wide variety of rf-amplifier applications at frequencies up to 400 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The two gate arrangement of the 40673 also makes possible a desirable reduction in feedback capacitance by operating in the common-source configuration and ac-grounding Gate No. 2. The reduced capacitance allows operation at maximum gain *without neutralization*; and, of special importance in rf-amplifiers, it reduces local oscillator feedthrough to the antenna.

The 40673 is hermetically sealed in the metal JEDEC TO-72 package.


\*Metal-Oxide-Semiconductor.

#### Maximum Ratings, Absolute-Maximum Values, at $T_A = 25^\circ\text{C}$

DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$ . . . . .	-0.2 to +20	V
GATE No.1-TO-SOURCE VOLTAGE, $V_{G1S}$ : Continuous (dc) . . . . .	-6 to +1	V
Peak ac . . . . .	-6 to +6	V
GATE No.2-TO-SOURCE VOLTAGE, $V_{G2S}$ : Continuous (dc) . . . . .	-6 to 30% of $V_{DS}$	V
Peak ac . . . . .	-6 to +6	V
DRAIN-TO-GATE VOLTAGE, $V_{DG1}$ OR $V_{DG2}$ . . . . .	+20	V
DRAIN CURRENT, $I_D$ . . . . .	50	mA
TRANSISTOR DISSIPATION, $P_T$ : At ambient } up to $25^\circ\text{C}$ . . . . .	330	mW
temperatures } above $25^\circ\text{C}$ . . . . .	derate linearly at 2.2 mW/ $^\circ\text{C}$	
AMBIENT TEMPERATURE RANGE:		
Storage and Operating . . . . .	-65 to +175	$^\circ\text{C}$
LEAD TEMPERATURE (During soldering):		
At distances $\geq 1/32$ inch from seating surface for 10 seconds max. . . . .	265	$^\circ\text{C}$

## SILICON DUAL INSULATED-GATE FIELD-EFFECT TRANSISTOR

**N-Channel Depletion Type  
With Integrated  
Gate-Protection Circuits  
For RF Amplifier  
Applications up to 400 MHz**



JEDEC  
TO-72

### APPLICATIONS

- RF amplifier, mixer, and IF amplifier in military, industrial, and consumer communications equipment
- aircraft and marine vehicular receivers
- CATV and MATV equipment
- telemetry and multiplex equipment

### PERFORMANCE FEATURES

- superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET s
- wide dynamic range permits large-signal handling before overload
- dual-gate permits simplified agc circuitry
- virtually no agc power required
- greatly reduces spurious responses in fm receivers
- permits use of vacuum-tube biasing techniques
- excellent thermal stability

### DEVICE FEATURES

- back-to-back diodes protect each gate against handling and in-circuit transients
- low gate leakage currents —  
 $I_{G1SS}$  &  $I_{G2SS} = 20$  nA(max.) at  $T_A = 25^\circ\text{C}$
- high forward transconductance —  
 $g_{fs} = 12,000$   $\mu\text{mho}$  (typ.)
- high unneutralized RF power gain —  
 $G_{ps} = 18$  dB(typ.) at 200 MHz
- low VHF noise figure — 3.5 dB(typ.) at 200 MHz

ELECTRICAL CHARACTERISTICS, at  $T_A = 25^\circ\text{C}$  unless otherwise specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			Min.	Typ.	Max.	
Gate-No.1-to-Source Cutoff Voltage	$V_{G1S(\text{off})}$	$V_{DS} = +15\text{V}$ , $I_D = 200\mu\text{A}$ $V_{G2S} = +4\text{V}$	—	-2	-4	V
Gate-No.2-to-Source Cutoff Voltage	$V_{G2S(\text{off})}$	$V_{DS} = +15\text{V}$ , $I_D = 200\mu\text{A}$ $V_{G1S} = 0$	—	-2	-4	V
Gate-No.1-Leakage Current	$I_{G1SS}$	$V_{G1S} = +1$ or $-6\text{V}$ $V_{DS} = 0$ , $V_{G2S} = 0$	—	—	50	nA
Gate-No.2-Leakage Current	$I_{G2SS}$	$V_{G2S} = \pm 6\text{V}$ $V_{DS} = 0$ , $V_{G1S} = 0$	—	—	50	nA
Zero-Bias Drain Current	$I_{DSS}$	$V_{DS} = +15\text{V}$ $V_{G2S} = +4\text{V}$ $V_{G1S} = 0$	5	15	35	mA
Forward Transconductance (Gate-No.1-to-Drain)	$g_{fs}$	$V_{DS} = +15\text{V}$ , $I_D = 10\text{mA}$ $V_{G2S} = +4\text{V}$ , $f = 1\text{kHz}$	—	12,000	—	$\mu\text{mho}$
Small-Signal, Short-Circuit Input Capacitance †	$C_{iss}$	$V_{DS} = +15\text{V}$ , $I_D = 10\text{mA}$ $V_{G2S} = +4\text{V}$ , $f = 1\text{MHz}$	—	6	—	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No.1) ‡	$C_{rss}$		0.005	0.02	0.03	pF
Small-Signal, Short-Circuit Output Capacitance	$C_{oss}$		—	2.0	—	pF
Power Gain (see Fig. 1)	$G_{PS}$	$V_{DS} = +15\text{V}$ , $I_D = 10\text{mA}$ $V_{G2S} = +4\text{V}$ , $f = 200\text{MHz}$	14	18	—	dB
Maximum Available Power Gain	MAG		—	20	—	dB
Maximum Usable Power Gain (unneutralized)	MUG		—	20*	—	dB
Noise Figure (see Fig. 1)	NF		—	3.5	6.0	dB
Magnitude of Forward Transadmittance	$ Y_{fs} $		—	12,000	—	$\mu\text{mho}$
Phase Angle of Forward Trans- admittance	$\theta$		—	-35	—	degrees
Input Resistance	$r_{iss}$		—	1.0	—	k $\Omega$
Output Resistance	$r_{oss}$		—	2.8	—	k $\Omega$
Protective Diode Knee Voltage	$V_{knee}$	$I_{DIODE(REVERSE)} = \pm 100\mu\text{A}$	—	$\pm 10$	—	V


\*Limited only by practical design considerations.

†Capacitance between Gate No. 1 and all other terminals

‡Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

## OPERATING CONSIDERATIONS

The flexible leads of the 40673 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.



- # Ferrite bead (4); Pyroferic Co. "Carbonyl J" 0.09 in. OD; 0.03 in. ID; 0.063 in. thickness.
- Q = 40673
- ▼ Disc ceramic.
- \* Tubular ceramic.
- All resistors in ohms
- All capacitors in pF
- C<sub>1</sub>: 1.8–8.7 pF variable air capacitor: E.F. Johnson Type 160-104, or equivalent.
- C<sub>2</sub>: 1.5–5 pF variable air capacitor: E.F. Johnson Type 160-102, or equivalent.
- C<sub>3</sub>: 1–10 pF piston-type variable air capacitor: JFD Type VAM-010; Johanson Type 4335, or equivalent.
- C<sub>4</sub>: 0.8–4.5 pF piston type variable air capacitor: Erie 560-013 or equivalent.
- L<sub>1</sub>: 4 turns silver-plated 0.02-in. thick, 0.075-0.085-in. wide, copper ribbon. Internal diameter of winding = 0.25 in, winding length approx. 0.80 in.
- L<sub>2</sub>: 4½ turns silver-plated 0.02-in. thick, 0.085-0.095-in. wide, 5/16-in. ID. Coil ≈ .90 in. long.

Fig. 1. 200 MHz Power gain and noise figure test circuit




Fig. 2. NF vs. VG2S




Fig. 3. NF vs. ID




Fig. 4. GpS vs. VG2S




Fig. 5. MAG. vs. f




Fig. 6.  $I_D$  vs.  $V_{G1S}$




Fig. 7.  $I_D$  vs.  $V_{G2S}$

Typical y Parameters vs.  $V_{DS}$




Fig. 8.  $y_{is}$  vs.  $V_{DS}$




Fig. 9.  $y_{os}$  vs.  $V_{DS}$




Fig. 10.  $y_{fs}$  vs.  $V_{DS}$




Fig. 11.  $y_{rs}$  vs.  $V_{DS}$

Typical y Parameters vs.  $I_D$




Fig. 12.  $y_{is}$  vs.  $I_D$

925S-4088




Fig. 13.  $y_{os}$  vs.  $I_D$

92CS-14776R1




Fig. 14.  $y_{fs}$  vs.  $I_D$

925S-4089




Fig. 15.  $y_{rs}$  vs.  $I_D$

92CS-14773R1

Typical y Parameters vs.  $V_{G2S}$




Fig. 16.  $y_{1s}$  vs.  $V_{G2S}$




Fig. 17.  $y_{0s}$  vs.  $V_{G2S}$




Fig. 18.  $y_{fs}$  vs.  $V_{G2S}$




Fig. 19.  $y_{rs}$  vs.  $V_{G2S}$



Typical y Parameters vs. Frequency




Fig. 20.  $y_{is}$  vs. frequency




Fig. 21.  $y_{os}$  vs. frequency




Fig. 22.  $y_{fs}$  vs. frequency




Fig. 23.  $y_{rs}$  vs. frequency





Fig. 24. gfs and ID vs. VG2S

DIMENSIONAL OUTLINE  
 JEDEC TO-72



Dimensions in Inches and Millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a gauging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) - 0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.




Fig. 25. gfs vs. VG1S





Fig. 26. gfs2 vs. VG2S

TERMINAL DIAGRAM



LEAD 1-DRAIN  
 LEAD 2-GATE No. 2  
 LEAD 3-GATE No. 1  
 LEAD 4-SOURCE, SUBSTRATE AND CASE

---

# **Guide to RCA Solid-State Devices**



## Developmental Number-to-Commercial Number Cross-Reference Index

Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line	Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line
TA144	1N536	SSD-206	255	3	RECT	TA2235	2N1893	SSD-204	507	34	PWR
TA145	1N537	SSD-206	255	3	RECT	TA2235A	2N2405	SSD-204	507	34	PWR
TA146	1N538	SSD-206	255	3	RECT	TA2267	2N2631	SSD-205	28	32	RF
TA147	1N539	SSD-206	255	3	RECT	TA2275	2N2895	SSD-204	517	143	PWR
TA148	1N540	SSD-206	255	3	RECT	TA2276	2N2896	SSD-204	517	143	PWR
TA149	1N1095	SSD-206	255	3	RECT	TA2277	2N2897	SSD-204	517	143	PWR
TA1000	1N547	SSD-206	255	3	RECT	TA2307	2N3375	SSD-205	52	386	RF
TA1003	1N440B	SSD-206	252	5	RECT	TA2311	2N2876	SSD-205	28	32	RF
TA1004	1N441B	SSD-206	252	5	RECT	TA2333	2N2857	SSD-205	33	61	RF
TA1005	1N442B	SSD-206	252	5	RECT	TA2358	2N918	SSD-205	20	83	RF
TA1006	1N443B	SSD-206	252	5	RECT	TA2358A	2N3600	SSD-205	20	83	RF
TA1007	1N444B	SSD-206	252	5	RECT	TA2363	2N3839	SSD-205	69	229	RF
TA1008	1N445B	SSD-206	252	5	RECT	TA2388	2N3229	SSD-205	45	50	RF
TA1011	1N2859A	SSD-206	265	91	RECT	TA2402A	2N3054	SSD-204	45	527	PWR
TA1012	1N2860A	SSD-206	265	91	RECT	TA2403A	2N3055	SSD-204	102	524	PWR
TA1013	1N2861A	SSD-206	265	91	RECT	TA2442	2N3870	SSD-206	218	578	SCR
TA1014	1N2862A	SSD-206	265	91	RECT	TA2444	2N3871	SSD-206	218	578	SCR
TA1015	1N2863A	SSD-206	265	91	RECT	TA2447	2N3872	SSD-206	218	578	SCR
TA1016	1N2864A	SSD-206	265	91	RECT	TA2458	2N3439	SSD-204	286	64	PWR
TA1049	1N248C	SSD-206	287	6	RECT	TA2462	2N3118	SSD-205	37	42	RF
TA1050	1N249C	SSD-206	287	6	RECT	TA2463	2N3119	SSD-205	41	44	RF
TA1051	1N250C	SSD-206	287	6	RECT	TA2468A	2N3442	SSD-204	133	528	PWR
TA1052	1N1195A	SSD-206	287	6	RECT	TA2469A	2N3441	SSD-204	69	529	PWR
TA1053	1N1196A	SSD-206	287	6	RECT	TA2470	2N3440	SSD-204	286	64	PWR
TA1054	1N1197A	SSD-206	287	6	RECT	TA2492	2N3263	SSD-204	475	54	PWR
TA1055	1N1198A	SSD-206	287	6	RECT	TA2493	2N3264	SSD-204	475	54	PWR
TA1066	1N2858A	SSD-206	265	91	RECT	TA2494	2N3265	SSD-204	475	54	PWR
TA1076	1N1199A	SSD-206	283	20	RECT	TA2495	2N3266	SSD-204	475	54	PWR
TA1077	1N1200A	SSD-206	283	20	RECT	TA2501	2N3262	SSD-205	48	56	RF
TA1078	1N1202A	SSD-206	283	20	RECT	TA2509	2N3878	SSD-204	443	299	PWR
TA1079	1N1203A	SSD-206	283	20	RECT	TA2509A	2N3879	SSD-204	443	299	PWR
TA1080	1N1204A	SSD-206	283	20	RECT	TA2510	2N3583	SSD-204	304	138	PWR
TA1081	1N1205A	SSD-206	283	20	RECT	TA2511	2N3584	SSD-204	304	138	PWR
TA1082	1N1206A	SSD-206	283	20	RECT	TA2512	2N3585	SSD-204	304	138	PWR
TA1085	1N1183A	SSD-206	291	38	RECT	TA2515	2N690	SSD-206	225	96	SCR
TA1086	1N1184A	SSD-206	291	38	RECT	TA2544	2N3772	SSD-204	141	525	PWR
TA1087	1N1186A	SSD-206	291	38	RECT	TA2551	2N3553	SSD-205	52	386	RF
TA1095	1N1197A	SSD-206	287	6	RECT	TA2579	1N1341B	SSD-206	281	58	RECT
TA1096	1N3194	SSD-206	294	41	RECT	TA2580	1N1342B	SSD-206	281	58	RECT
TA1111	1N3193	SSD-206	294	41	RECT	TA2581	1N1344B	SSD-206	281	58	RECT
TA1112	1N3195	SSD-206	294	41	RECT	TA2582	1N1345B	SSD-206	281	58	RECT
TA1113	1N3196	SSD-206	294	41	RECT	TA2583	1N1346B	SSD-206	281	58	RECT
TA1120	1N3253	SSD-206	294	41	RECT	TA2584	1N1347B	SSD-206	281	58	RECT
TA1121	1N3254	SSD-206	294	41	RECT	TA2585	1N1348B	SSD-206	281	58	RECT
TA1122	1N3255	SSD-206	294	41	RECT	TA2586	1N1341RB	SSD-206	281	58	RECT
TA1123	1N3256	SSD-206	294	41	RECT	TA2587	1N1342RB	SSD-206	281	58	RECT
TA1171	2N681	SSD-206	225	96	SCR	TA2588	1N1344RB	SSD-206	281	58	RECT
TA1172	2N682	SSD-206	225	96	SCR	TA2589	1N1345RB	SSD-206	281	58	RECT
TA1173	2N683	SSD-206	225	96	SCR	TA2590	1N1346RB	SSD-206	281	58	RECT
TA1174	2N684	SSD-206	225	96	SCR	TA2591	1N1347RB	SSD-206	281	58	RECT
TA1175	2N685	SSD-206	225	96	SCR	TA2592	1N1348RB	SSD-206	281	58	RECT
TA1176	2N686	SSD-206	225	96	SCR	TA2597	2N3528	SSD-206	144	114	SCR
TA1177	2N687	SSD-206	225	96	SCR	TA2598	2N3669	SSD-206	203	116	SCR
TA1178	2N688	SSD-206	225	96	SCR	TA2600	40282	SSD-205	279	68	RF
TA1179	2N689	SSD-206	225	96	SCR	TA2606	2N3478	SSD-205	60	77	RF
TA1182	1N3563	SSD-206	294	41	RECT	TA2616	2N3632	SSD-205	52	386	RF
TA1204	2N1842A	SSD-206	234	28	SCR	TA2617	2N3529	SSD-206	144	114	SCR
TA1205	2N1843A	SSD-206	234	28	SCR	TA2618	2N3670	SSD-206	203	116	SCR
TA1206	2N1844A	SSD-206	234	28	SCR	TA2619	40280	SSD-205	275	301	RF
TA1207	2N1845A	SSD-206	234	28	SCR	TA2620	40281	SSD-205	279	68	RF
TA1208	2N1846A	SSD-206	234	28	SCR	TA2621	2N3668	SSD-206	203	116	SCR
TA1209	2N1847A	SSD-206	234	28	SCR	TA2644	3N140	SSD-201	667	285	MOS/FET
TA1210	2N1848A	SSD-206	234	28	SCR	TA2645A	2N3773	SSD-204	149	526	PWR
TA1211	2N1849A	SSD-206	234	28	SCR	TA2650	2N3771	SSD-204	141	525	PWR
TA1212	2N1850A	SSD-206	234	28	SCR	TA2651	2N4036	SSD-204	410	216	PWR
TA1214	1N1187A	SSD-206	291	38	RECT	TA2653	S3700B	SSD-206	172	306	SCR
TA1215	1N1188A	SSD-206	291	38	RECT	TA2654	S3700D	SSD-206	172	306	SCR
TA1216	1N1189A	SSD-206	291	38	RECT	TA2655	S3700M	SSD-206	172	306	SCR
TA1217	1N1190A	SSD-206	291	38	RECT	TA2657	40341	SSD-205	287	74	RF
TA1222	2N3228	SSD-206	144	114	SCR	TA2657/A	40340	SSD-205	287	74	RF
TA1225	2N3525	SSD-206	144	114	SCR	TA2658	2N3866	SSD-205	73	80	RF
TA1863	2N1491	SSD-205	24	10	RF	TA2669	2N5039	SSD-204	461	698	PWR
TA1883	2N1492	SSD-205	24	10	RF	TA2669A	2N5038	SSD-204	461	698	PWR
TA1910A	2N697	SSD-204	493	16	PWR	TA2670	2N4037	SSD-204	410	216	PWR
TA1951	2N1493	SSD-205	24	10	RF	TA2670A	2N4314	SSD-204	410	216	PWR
TA1986	2N699	SSD-204	495	22	PWR	TA2675	2N5016	SSD-205	96	255	RF
TA2053	2N1613	SSD-204	498	106	PWR	TA2676	T2700B	SSD-206	62	351	TRI
TA2053A	2N1711	SSD-204	503	26	PWR	TA2685	T2700D	SSD-206	62	351	TRI
TA2053B	2N2102	SSD-204	498	106	PWR	TA2692	2N3733	SSD-205	64	72	RF
TA2192A	2N2270	SSD-204	513	24	PWR	TA2694	2N3896	SSD-206	218	578	SCR

# Developmental Number-to-Commercial Number Cross-Reference Index

Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line	Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line
TA2695	2N3897	SSD-206	218	578	SCR	TA5333	CA3036	SSD-201	158	275	LIC
TA2696	2N3898	SSD-206	218	578	SCR	TA5334	CA3035	SSD-201	243	274	LIC
TA2703A	40349	SSD-204	26	88	PWR	TA5334	CA3035V1	SSD-201	243	274	LIC
TA2705	2N3873	SSD-206	218	578	SCR	TA5345	CA3028A	SSD-201	318	382	LIC
TA2707	2N3899	SSD-206	218	578	SCR	TA5345A	CA3028B	SSD-201	318	382	LIC
TA2710	41024	SSD-205	379	658	RF	TA5346	CA3015A	SSD-201	89	310	LIC
TA2714	2N4012	SSD-205	77	90	RF	TA5347	CA3010A	SSD-201	89	310	LIC
TA2733	40319	SSD-204	654	78	PWR	TA5348	CA3030A	SSD-201	89	310	LIC
TA2733A	40362	SSD-204	654	78	PWR	TA5349	CA3029A	SSD-201	89	310	LIC
TA2758	2N6093	SSD-205	216	484	RF	TA5350	CA3016A	SSD-201	89	310	LIC
TA2761	40608	SSD-205	291	356	RF	TA5351	CA3008A	SSD-201	89	310	LIC
TA2765	2N5239	SSD 204	373	321	PWR	TA5360	CA3044	SSD-201	484	340	LIC
TA2765A	2N5240	SSD-204	373	321	PWR	TA5361B	CD4000A	SSD-203	30	479	COS/MOS
TA2773	2N4101	SSD-206	144	114	SCR	TA5369	CA3040	SSD-201	282	363	LIC
TA2774	2N4102	SSD-206	144	114	SCR	TA5371B	CA3062	SSD-201	367	421	LIC
TA2775	2N4103	SSD-206	203	116	SCR	TA5385CV	CD4024AK	SSD-203	120	503	COS/MOS
TA2791	2N5102	SSD-205	113	279	RF	TA5401	CA3038	SSD-201	80	316	LIC
TA2792	2N4933	SSD-205	92	249	RF	TA5401	CA3038A	SSD-201	89	310	LIC
TA2793	2N5070	SSD-205	100	268	RF	TA5402	CA3037	SSD-201	80	316	LIC
TA2800	2N5109	SSD-205	118	281	RF	TA5402	CA3037A	SSD-201	89	310	LIC
TA2808	2N4348	SSD-204	149	526	PWR	TA5455B	CD4001A	SSD-203	30	479	COS/MOS
TA2809	2N4347	SSD-204	133	528	PWR	TA5456B	CD4002A	SSD-203	30	479	COS/MOS
TA2819	2N5415	SSD-204	292	336	PWR	TA5457	CA3045	SSD-201	177	341	LIC
TA2819A	2N5416	SSD-204	292	336	PWR	TA5458	CA3046	SSD-201	177	341	LIC
TA2827	2N5071	SSD-205	105	269	RF	TA5460AV	CD4016AK	SSD-203	84	479	COS/MOS
TA2828	2N4932	SSD-205	92	249	RF	TA5507	CA3050	SSD-201	329	361	LIC
TA2836	2N5441	SSD-206	55	593	TRI	TA5513	CA3026	SSD-201	226	388	LIC
TA2837	2N5442	SSD-206	55	593	TRI	TA5516	CA3039	SSD-201	122	343	LIC
TA2838	2N5444	SSD-206	55	593	TRI	TA5517C	CA3064	SSD-201	490	396	LIC
TA2839	2N5445	SSD-206	55	593	TRI	TA5519V	CD4008AK	SSD-203	49	479	COS/MOS
TA2840	3N128	SSD-201	634	309	MOS/FET	TA5523A	CA3048	SSD-201	247	377	LIC
TA2845	1N5214	SSD-206	270	245	RECT	TA5537	CA3049T	SSD-201	234	611	LIC
TA2845A	1N5213	SSD-206	270	245	RECT	TA5551	CD4000AK	SSD-203	30	479	COS/MOS
TA2845B	1N5212	SSD-206	270	245	RECT	TA5553	CD4007AK	SSD-203	43	479	COS/MOS
TA2845C	1N5211	SSD-206	270	245	RECT	TA5554	CD4001AK	SSD-203	30	479	COS/MOS
TA2871	2N4240	SSD-204	304	138	PWR	TA5555	CD4002AK	SSD-203	30	479	COS/MOS
TA2875	2N4440	SSD-205	87	217	RF	TA5556B	CD4006AK	SSD-203	37	479	COS/MOS
TA2892	T2300A	SSD-206	33	470	TRI	TA5561	CA3047A	SSD-201	61	360	LIC
TA2829A	T2302A	SSD-206	33	470	TRI	TA5562	CA3047	SSD-201	61	360	LIC
TA2893	T2300B	SSD-206	33	470	TRI	TA5578V	CD4014AK	SSD-203	74	479	COS/MOS
TA2893A	T2302B	SSD-206	33	470	TRI	TA5579V	CD4015AK	SSD-203	79	479	COS/MOS
TA2894	T2300D	SSD-206	33	470	TRI	TA5580V	CD4018AK	SSD-203	95	479	COS/MOS
TA2894A	T2302D	SSD-206	33	470	TRI	TA5615A	CA3059	SSD-201	338	490	LIC
TA2911	2N5294	SSD-204	61	322	PWR	TA5625A	CA3066	SSD-201	533	466	LIC
TA5032	CA3000	SSD-201	288	121	LIC	TA5628C	CA3089E	SSD-201	455	561	LIC
TA5033	CA3001	SSD-201	294	122	LIC	TA5634	CD2154	SSD-201	421	402	LIC
TA5035	CA3002	SSD-201	256	123	LIC	TA5645	CA3060E	SSD-201	38	537	LIC
TA5037	CA3004	SSD-201	300	124	LIC	TA5649A	CA3070	SSD-201	549	468	LIC
TA5112	CA3005	SSD-201	306	125	LIC	TA5652V	CD4019AK	SSD-203	100	479	COS/MOS
TA5112A	CA3006	SSD-201	306	125	LIC	TA5655	CA3051	SSD-201	329	361	LIC
TA5115B	CA3007	SSD-201	313	126	LIC	TA5660V	CD4009AK	SSD-203	54	479	COS/MOS
TA5124	CA3008	SSD-201	80	316	LIC	TA5668V	CD4010AK	SSD-203	54	479	COS/MOS
TA5158	CA3015	SSD-201	80	316	LIC	TA5672	CA3052	SSD-201	432	387	LIC
TA5164	CD2150	SSD-201	409	308	LIC	TA5675V	CD4013AK	SSD-203	68	479	COS/MOS
TA5165	CD2151	SSD-201	409	308	LIC	TA5677V	CD4044AK	SSD-203	214	590	COS/MOS
TA5166	CD2152	SSD-201	409	308	LIC	TA5681V	CD4011AK	SSD-203	61	479	COS/MOS
TA5180	CA3010	SSD-201	80	316	LIC	TA5682V	CD4012AK	SSD-203	61	479	COS/MOS
TA5183	CA3033	SSD-201	61	360	LIC	TA5683V	CD4021AK	SSD-203	110	479	COS/MOS
TA5183A	CA3033A	SSD-201	61	360	LIC	TA5684V	CD4017AK	SSD-203	90	479	COS/MOS
TA5213	CA3011	SSD-201	262	128	LIC	TA5690X	CD2501E	SSD-201	403	392	LIC
TA5214	CA3012	SSD-201	262	128	LIC	TA5702B	CA3071	SSD-201	549	468	LIC
TA5218	CA3023	SSD-201	276	243	LIC	TA5716V	CD4057AK	SSD-203	272	635	COS/MOS
TA5219	CA3021	SSD-201	276	243	LIC	TA5716W	CD4057AD	SSD-203	272	635	COS/MOS
TA5220	CA3020	SSD-201	268	339	LIC	TA5718	CA3054	SSD-201	226	388	LIC
TA5222	CA3018	SSD-201	160	338	LIC	TA5721X	CD2500E	SSD-201	403	392	LIC
TA5222A	CA3018A	SSD-201	160	338	LIC	TA5733	CA3053	SSD-201	318	382	LIC
TA5225	CA3019	SSD-201	118	236	LIC	TA5752	CA3067	SSD-201	533	466	LIC
TA5234	CA3013	SSD-201	471	129	LIC	TA5757	CA3076	SSD-201	479	430	LIC
TA5235	CA3014	SSD-201	471	129	LIC	TA5758B	CA3085	SSD-201	375	491	LIC
TA5236	CA3022	SSD-201	276	243	LIC	TA5776V	CD4020AK	SSD-203	105	479	COS/MOS
TA5253	CA3016	SSD-201	80	316	LIC	TA5785X	CD2503E	SSD-201	403	392	LIC
TA5254	CA3030	SSD-201	80	316	LIC	TA5786X	CD2502E	SSD-201	403	392	LIC
TA5261	CD2153	SSD-201	409	308	LIC	TA5790	CA3060D	SSD-201	38	537	LIC
TA5277	CA3001	SSD-201	294	122	LIC	TA5795	CA3058	SSD-201	338	490	LIC
TA5278	CA3029	SSD-201	80	316	LIC	TA5797	CA741T	SSD-201	74	531	LIC
TA5282	CA3004	SSD-201	300	124	LIC	TA5799A	CA3084	SSD-201	134	482	LIC
TA5315	CA3043	SSD-201	466	331	LIC	TA5807	CA3078T	SSD-201	52	535	LIC
TA5316	CA3041	SSD-201	498	318	LIC	TA5814	CA3065	SSD-201	514	412	LIC
TA5317A	CA3042	SSD-201	506	319	LIC	TA5816	CA3080	SSD-201	30	475	LIC
TA5327C	CA3040	SSD-201	282	363	LIC	TA5820	CA3541D	SSD-201	395	536	LIC

# Developmental Number-to-Commercial Number Cross-Reference Index

Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line	Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line
TA5842	CA3088E	SSD-201	446	560	LIC	TA6094	CA3183AE	SSD-201	166	532	LIC
TA5855A	CA3091D	SSD-201	383	534	LIC	TA6111	CA1458T	SSD-201	74	531	LIC
TA5858	CA3081	SSD-201	126	480	LIC	TA6111A	CA1558T	SSD-201	74	531	LIC
TA5866	CA3075	SSD-201	462	429	LIC	TA6116V	CD4046AK	SSD-203	226	637	COS/MOS
TA5867V	CD4023AK	SSD-203	61	479	COS/MOS	TA6116W	CD4046AD	SSD-203	226	637	COS/MOS
TA5867W	CD4023AD	SSD-203	61	479	COS/MOS	TA6116X	CD4046AE	SSD-203	226	637	COS/MOS
TA5867X	CD4023AE	SSD-203	61	479	COS/MOS	TA6119	CA3093E	SSD-201	152	533	LIC
TA5872V	CD4027AK	SSD-203	135	503	COS/MOS	TA6122C	CA3100T	SSD-201	98	625	LIC
TA5873V	CD4028AK	SSD-203	141	503	COS/MOS	TA6144B	CA3121E	SSD-201	567	688	LIC
TA5876W	CD4035AD	SSD-203	177	568	COS/MOS	TA6145V	CD4039AK	SSD-203	184	613	COS/MOS
TA5878W	CD4034AD	SSD-203	169	575	COS/MOS	TA6145W	CD4039AD	SSD-203	184	613	COS/MOS
TA5884AV	CD4022AK	SSD-203	115	479	COS/MOS	TA6145X	CD4039AE	SSD-203	184	613	COS/MOS
TA5884W	CD4022AD	SSD-203	115	479	COS/MOS	TA6153W	CD4052AD	SSD-203	258	Prel.	COS/MOS
TA5884AX	CD4022AE	SSD-203	115	479	COS/MOS	TA6154W	CD4053AD	SSD-203	258	Prel.	COS/MOS
TA5897X	CD2501E	SSD-201	698	392	LIC	TA6155D	CA3123E	SSD-201	450	631	LIC
TA5898X	CD2503E	SSD-201	698	392	LIC	TA6157	CA747CE	SSD-201	74	531	LIC
TA5899X	CD2500E	SSD-201	698	392	LIC	TA6157A	CA747E	SSD-201	74	531	LIC
TA5900X	CD2502E	SSD-201	698	392	LIC	TA6164	CA3094T	SSD-201	346	598	LIC
TA5912B	CA3072	SSD-201	549	468	LIC	TA6165A	CA3094AT	SSD-201	346	598	LIC
TA5914C	CA3068	SSD-201	525	467	LIC	TA6181	CA3146E	SSD-201	166	532	LIC
TA5920V	CD4025AK	SSD-203	30	479	COS/MOS	TA6182	CA3118T	SSD-201	166	532	LIC
TA5920W	CD4025AD	SSD-203	30	479	COS/MOS	TA6183	CA3183E	SSD-201	166	532	LIC
TA5920X	CD4025AE	SSD-203	30	479	COS/MOS	TA6189	CA3099E	SSD-201	359	620	LIC
TA5925V	CD4029AK	SSD-203	146	503	COS/MOS	TA6220	CA2111AE	SSD-201	520	612	LIC
TA5925W	CD4029AD	SSD-203	146	503	COS/MOS	TA6228	CA3102E	SSD-201	234	611	LIC
TA5925X	CD4029AE	SSD-203	146	503	COS/MOS	TA6237V	CD4054AK	SSD-203	266	634	COS/MOS
TA5926V	CD4036AK	SSD-203	184	613	COS/MOS	TA6237W	CD4054AD	SSD-203	266	634	COS/MOS
TA5926W	CD4036AD	SSD-203	184	613	COS/MOS	TA6237X	CD4054AE	SSD-203	266	634	COS/MOS
TA5932	CA3090O	SSD-201	440	502	LIC	TA6238V	CD4055AK	SSD-203	266	634	COS/MOS
TA5940V	CD4030AK	SSD-203	153	503	COS/MOS	TA6238W	CD4055AD	SSD-203	266	634	COS/MOS
TA5940W	CD4030AD	SSD-203	153	503	COS/MOS	TA6238X	CD4055AE	SSD-203	266	634	COS/MOS
TA5940X	CD4030AE	SSD-203	153	503	COS/MOS	TA6243X	CA3120E	SSD-201	581	691	LIC
TA5951V	CD4038AK	SSD-203	164	503	COS/MOS	TA6246V	CD4049AK	SSD-203	251	599	COS/MOS
TA5951W	CD4038AD	SSD-203	164	503	COS/MOS	TA6246W	CD4049AD	SSD-203	251	599	COS/MOS
TA5951X	CD4038AE	SSD-203	164	503	COS/MOS	TA6246X	CD4049AE	SSD-203	251	599	COS/MOS
TA5957	CA3018L	SSD-201	605	515	LIC	TA6250V	CD4048AK	SSD-203	244	636	COS/MOS
TA5958	CA3039L	SSD-201	605	515	LIC	TA6250W	CD4048AD	SSD-203	244	636	COS/MOS
TA5959	CA3045L	SSD-201	605	515	LIC	TA6250X	CD4048AE	SSD-203	244	636	COS/MOS
TA5960	CA3054L	SSD-201	605	515	LIC	TA6251V	CD4056AK	SSD-203	266	634	COS/MOS
TA5963V	CD4032AK	SSD-203	164	503	COS/MOS	TA6251W	CD4056AD	SSD-203	266	634	COS/MOS
TA5963W	CD4032AD	SSD-203	164	503	COS/MOS	TA6251X	CD4056AE	SSD-203	266	634	COS/MOS
TA5963X	CD4032AE	SSD-203	164	503	COS/MOS	TA6265V	CD4050AK	SSD-203	251	599	COS/MOS
TA5964	CA3015L	SSD-201	605	515	LIC	TA6265W	CD4050AD	SSD-203	251	599	COS/MOS
TA5975	CA3028AL	SSD-201	605	515	LIC	TA6265X	CD4050AE	SSD-203	251	599	COS/MOS
TA5978	CA3084L	SSD-201	605	515	LIC	TA6269X	CA3095E	SSD-201	189	591	LIC
TA5979	CA741L	SSD-201	605	515	LIC	TA6270X	CA3096E	SSD-201	141	595	LIC
TA5989	CD4031AD	SSD-203	158	569	COS/MOS	TA6270AX	CA3096AE	SSD-201	141	595	LIC
TA5998	CA3083	SSD-201	130	481	LIC	TA6281X	CA3097E	SSD-201	199	633	LIC
TA5999W	CD4037AD	SSD-203	191	576	COS/MOS	TA6281X	CA3097E	SSD-201	199	633	LIC
TA6007W	CD4051AD	SSD-203	258	Prel.	COS/MOS	TA6289X	CA747CE	SSD-201	74	531	LIC
TA6010V	CD4047AK	SSD-203	233	623	COS/MOS	TA6289AX	CA747E	SSD-201	74	531	LIC
TA6010W	CD4047AD	SSD-203	233	623	COS/MOS	TA6306	CA3401E	SSD-201	113	630	LIC
TA6010X	CD4047AE	SSD-203	233	623	COS/MOS	TA6309	CA3049L	SSD-201	605	515	LIC
TA6011	CD4042AD	SSD-203	210	589	COS/MOS	TA6314T	CA1458T	SSD-201	74	531	LIC
TA6014	CA3068	SSD-201	525	467	LIC	TA6314T	CA1558T	SSD-201	74	531	LIC
TA6018V	CD4026AK	SSD-203	126	503	COS/MOS	TA6319	CA3126Q	SSD-201	565	Prel.	LIC
TA6018W	CD4026AD	SSD-203	126	503	COS/MOS	TA6330T	CA3094AT	SSD-201	346	598	LIC
TA6018X	CD4026AE	SSD-203	126	503	COS/MOS	TA6368X	CA3600E	SSD-201	213	619	LIC
TA6029	CA741CT	SSD-201	74	531	LIC	TA6379X	CA3072	SSD-201	549	468	LIC
TA6031V	CD4041AK	SSD-203	203	572	COS/MOS	TA6389T	CA3080	SSD-201	30	475	LIC
TA6031W	CD4041AD	SSD-203	203	572	COS/MOS	TA6391W	CD4066AD	SSD-203	303	Prel.	COS/MOS
TA6031X	CD4041AE	SSD-203	203	572	COS/MOS	TA7003	2N5470	SSD-205	140	350	RF
TA6033	CA3082	SSD-201	126	480	LIC	TA7005	2N6249	SSD-204	385	523	PWR
TA6037	CA748CT	SSD-201	74	531	LIC	TA7006	2N6250	SSD-204	385	523	PWR
TA5037A	CA748T	SSD-201	74	531	LIC	TA7007	2N6251	SSD-204	385	523	PWR
TA6044	CA3086	SSD-201	183	483	LIC	TA7016	2N5575	SSD-204	162	599	PWR
TA6051	CA3079	SSD-201	338	490	LIC	TA7017	2N5578	SSD-204	162	599	PWR
TA6062W	CD4045AD	SSD-203	220	614	COS/MOS	TA7032	3N138	SSD-201	639	283	MOS/FET
TA6062X	CD4045AE	SSD-203	220	614	COS/MOS	TA7047	2N4427	SSD-205	81	228	RF
TA6065V	CD4040AK	SSD-203	197	624	COS/MOS	TA7048	1N5218	SSD-206	270	245	RECT
TA6065W	CD4040AD	SSD-203	197	624	COS/MOS	TA7048A	1N5217	SSD-206	270	245	RECT
TA6065X	CD4040AE	SSD-203	197	624	COS/MOS	TA7048B	1N5216	SSD-206	270	245	RECT
TA6080V	CD4043AK	SSD-203	214	590	COS/MOS	TA7048C	1N5215	SSD-206	270	245	RECT
TA6080W	CD4043AD	SSD-203	214	590	COS/MOS	TA7078	40606	SSD-207	168	600	RF
TA6080X	CD4043AE	SSD-203	214	590	COS/MOS	TA7079	40577	SSD-207	148	297	RF
TA6081V	CD4044AK	SSD-203	214	590	COS/MOS	TA7080	40578	SSD-207	155	298	RF
TA6081W	CD4044AD	SSD-203	214	590	COS/MOS	TA7090	JAN2N3866	SSD-207	81	—	RF
TA6081X	CD4044AE	SSD-203	214	590	COS/MOS	TA7121	2N5320	SSD-204	429	325	PWR
TA6084	CA3146AE	SSD-201	166	532	LIC	TA7122	2N5321	SSD-204	429	325	PWR
TA6091	CA3118AT	SSD-201	166	532	LIC	TA7124	2N5322	SSD-204	429	325	PWR

# Developmental Number-to-Commercial Number Cross-Reference Index

Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line	Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line
TA7125	2N5323	SSD-204	429	325	PWR	TA7426	2N5443	SSD-206	55	593	TRI
TA7130	2N5804	SSD-204	379	407	PWR	TA7427	2N5446	SSD-206	55	593	TRI
TA7130A	2N5805	SSD-204	379	407	PWR	TA7428	2N5567	SSD-206	92	457	TRI
TA7134	2N6177	SSD-204	278	508	PWR	TA7429	2N5568	SSD-206	92	457	TRI
TA7137	2N5296	SSD-204	61	322	PWR	TA7430	2N5571	SSD-206	85	458	TRI
TA7146	2N5090	SSD-205	109	270	RF	TA7431	2N5572	SSD-206	85	458	TRI
TA7149	40600	SSD-201	712	333	MOS/FET	TA7434	S2600B	SSD-206	156	496	SCR
TA7150	40603	SSD-201	720	334	MOS/FET	TA7435	S2600D	SSD-206	156	496	SCR
TA7151	40604	SSD-201	720	334	MOS/FET	TA7441	T6401B	SSD-206	107	459	TRI
TA7155	2N5293	SSD-204	61	322	PWR	TA7442	T6401D	SSD-206	107	459	TRI
TA7156	2N5295	SSD-204	61	322	PWR	TA7452	S3705M	SSD-206	187	354	SCR
IA7189	40602	SSD-201	712	333	MOS/FET	TA7453	S3706M	SSD-206	187	354	SCR
TA7205	2N5921	SSD-205	181	427	RF	TA7454	D2601EF	SSD-206	303	354	RECT
TA7238	2N5262	SSD-204	423	313	PWR	TA7455	D2601DF	SSD-206	303	354	RECT
TA7244	3N139	SSD-201	643	284	MOS/FET	TA7456	D2600EF	SSD-206	303	354	RECT
TA7262	40601	SSD-201	712	333	MOS/FET	TA7461	T6411B	SSD-206	107	459	TRI
TA7264	2N5954	SSD-204	170	675	PWR	TA7462	T6411D	SSD-206	107	459	TRI
TA7265	2N5955	SSD-204	170	675	PWR	TA7463	S2620B	SSD-206	156	496	SCR
TA7266	2N5956	SSD-204	170	675	PWR	TA7464	S2620D	SSD-206	156	496	SCR
TA7270	2N5781	SSD-204	34	413	PWR	TA7465	S2610B	SSD-206	156	496	SCR
TA7271	2N5782	SSD-204	34	413	PWR	TA7466	S2610D	SSD-206	156	496	SCR
TA7272	2N5783	SSD-204	34	413	PWR	TA7467	T4101M	SSD-206	92	457	TRI
TA7274	3N141	SSD-201	667	285	MOS/FET	TA7468	T4100M	SSD-206	85	458	TRI
TA7275	3N143	SSD-201	634	309	MOS/FET	TA7477	2N5913	SSD-205	146	423	RF
TA7279	2N6248	SSD-204	217	677	PWR	TA7479	2N5569	SSD-206	92	457	TRI
TA7280	2N6247	SSD-204	217	677	PWR	TA7480	2N5570	SSD-206	92	457	TRI
TA7281	2N6246	SSD-204	217	677	PWR	TA7481	T4111M	SSD-206	92	457	TRI
TA7285	2N5202	SSD-204	443	299	PWR	TA7482	2N5573	SSD-206	85	458	TRI
TA7289	2N5784	SSD-204	34	413	PWR	TA7483	2N5574	SSD-206	85	458	TRI
TA7290	2N5785	SSD-204	34	413	PWR	TA7484	T4110M	SSD-206	85	458	TRI
TA7291	2N5786	SSD-204	34	413	PWR	TA7487	2N5920	SSD-205	175	440	RF
TA7303	2N5180	SSD-205	130	289	RF	TA7500	2N5754	SSD-206	28	414	TRI
TA7306	3N142	SSD-201	648	286	MOS/FET	TA7501	2N5755	SSD-206	28	414	TRI
TA7311	2N5496	SSD-204	90	353	PWR	TA7502	2N5756	SSD-206	28	414	TRI
TA7312	2N5497	SSD-204	90	353	PWR	TA7503	2N5757	SSD-206	28	414	TRI
TA7313	2N5494	SSD-204	90	353	PWR	TA7504	T6420B	SSD-206	55	593	TRI
TA7314	2N5495	SSD-204	90	353	PWR	TA7505	T6420D	SSD-206	55	593	TRI
TA7315	2N5492	SSD-204	90	353	PWR	TA7506	T6420M	SSD-206	55	593	TRI
TA7316	2N5493	SSD-204	90	353	PWR	TA7507	S6420B	SSD-206	218	578	SCR
TA7317	2N5490	SSD-204	90	353	PWR	TA7508	S6420D	SSD-206	218	578	SCR
TA7318	2N5491	SSD-204	90	353	PWR	TA7509	S6420M	SSD-206	218	578	SCR
TA7319	2N5179	SSD-204	124	288	RF	TA7513	2N5838	SSD-204	356	410	PWR
TA7322	2N5189	SSD-204	418	296	PWR	TA7514	40964	SSD-205	351	581	RF
TA7323	2N5671	SSD-204	481	383	PWR	TA7518	T2800M	SSD-206	69	364	TRI
TA7323A	2N5672	SSD-204	481	383	PWR	TA7530	2N5839	SSD-204	356	410	PWR
TA7327	JANTX2N3866	SSD-207	81	-	RF	TA7532	2N5919A	SSD-205	169	505	RF
TA7328	JANTX2N3553	SSD-207	80	-	RF	TA7534	2N6354	SSD-204	469	582	PWR
TA7329	JANTX2N3375	SSD-207	80	-	RF	TA7542	S3800MF	SSD-206	199	639	ITR
TA7337	2N6032	SSD-204	487	462	PWR	TA7543	S3800M	SSD-206	199	639	ITR
TA7337A	2N6033	SSD-204	487	462	PWR	IA7543	S2060Q	SSD-206	138	654	SCR
TA7352	3N153	SSD-201	659	320	MOS/FET	TA7545	S2060Y	SSD-206	138	654	SCR
TA7353	3N152	SSD-201	654	314	MOS/FET	TA7546	S2060F	SSD-206	138	654	SCR
TA7354	JAN2N4440	SSD-207	80	-	RF	TA7547	T4121B	SSD-206	92	457	TRI
TA7355	JANTX2N4440	SSD-207	80	-	RF	TA7548	T4121D	SSD-206	92	457	TRI
TA7358	JANTX2N5071	SSD-207	81	-	RF	TA7549	T4121M	SSD-206	92	457	TRI
TA7360	JAN2N5071	SSD-207	81	-	RF	TA7550	T4120B	SSD-206	85	458	TRI
TA7361	40605	SSD-205	318	389	RF	TA7551	T4120D	SSD-206	85	458	TRI
TA7362	2N5297	SSD-204	61	322	PWR	TA7552	T4120M	SSD-206	85	458	TRI
TA7363	2N5298	SSD-204	61	322	PWR	TA7553	S7430M	SSD-206	238	408	SCR
TA7364	T2800B	SSD-206	69	364	TRI	TA7554	2N6178	SSD-204	435	562	PWR
TA7365	T2800D	SSD-206	69	364	TRI	TA7555	2N6179	SSD-204	435	562	PWR
TA7367	2N5918	SSD-205	164	448	RF	TA7556	2N6180	SSD-204	435	562	PWR
TA7374	3N159	SSD-201	675	326	MOS/FET	TA7557	2N6181	SSD-204	435	562	PWR
TA7375	3N154	SSD-201	662	335	MOS/FET	TA7563	S6200B	SSD-206	210	418	SCR
TA7381	2N6098	SSD-204	121	485	PWR	TA7564	S6200D	SSD-206	210	418	SCR
TA7382	2N6099	SSD-204	121	485	PWR	TA7565	S6200M	SSD-206	210	418	SCR
TA7383	2N6100	SSD-204	121	485	PWR	TA7570	S6210B	SSD-206	210	418	SCR
TA7384	2N6101	SSD-204	121	485	PWR	TA7571	S6210D	SSD-206	210	418	SCR
TA8385	2N6102	SSD-204	121	485	PWR	TA7579	T2313A	SSD-206	28	414	TRI
TA7386	2N6103	SSD-204	121	485	PWR	TA7580	T2313B	SSD-206	28	414	TRI
TA7399	40673	SSD-201	745	381	MOS/FET	TA7581	T2313D	SSD-206	28	414	TRI
TA7401	D3202U	SSD-206	350	577	DIAC	TA7582	2N5757	SSD-206	28	414	TRI
TA7403	40836	SSD-205	298	497	RF	TA7582	T2313M	SSD-206	28	414	TRI
TA7404	S2800B	SSD-206	166	501	SCR	TA7583	T6401M	SSD-206	107	459	TRI
TA7405	S2800D	SSD-206	166	501	SCR	TA7584	T6411M	SSD-206	107	459	TRI
TA7408	2N5914	SSD-205	152	424	RF	TA7588	40965	SSD-205	351	581	RF
TA7409	2N5915	SSD-205	152	424	RF	TA7589	2N5994	SSD-205	199	453	RF
TA7410	2N6212	SSD-204	312	507	PWR	TA7590	2N3650	SSD-206	238	408	SCR
TA7411	2N5916	SSD-205	158	425	RF	TA7591	2N3651	SSD-206	238	408	SCR
TA7420	2N5840	SSD-204	356	410	PWR	TA7592	2N3652	SSD-206	238	408	SCR



# Developmental Number-to-Commercial Number Cross-Reference Index

Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line	Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line
TA7593	2N3653	SSD-206	238	408	SCR	TA7988	S2060A	SSD-206	138	654	SCR
TA7599	S6220B	SSD-206	210	418	SCR	TA7989	S2060B	SSD-206	138	654	SCR
TA7600	S6220D	SSD-206	210	418	SCR	TA7990	S2060C	SSD-206	138	654	SCR
TA7601	S6220M	SSD-206	210	418	SCR	TA7991	S2060D	SSD-206	138	654	SCR
TA7602	T6421B	SSD-206	107	459	TRI	TA7993	2N6265	SSD-205	228	543	RF
TA7603	T6421D	SSD-206	107	459	TRI	TA7994	2N6266	SSD-205	234	544	RF
TA7604	T6421M	SSD-206	107	459	TRI	TA7995	2N6267	SSD-205	240	545	RF
TA7614	T4104B	SSD-206	99	443	TRI	TA7995A	2N6269	SSD-205	246	546	RF
TA7615	T4104D	SSD-206	99	443	TRI	TA7996	D1201F	SSD-206	278	495	RECT
TA7616	T4114B	SSD-206	99	443	TRI	TA7999	40820	SSD-201	724	464	MOS/FET
TA7617	T4114D	SSD-206	99	443	TRI	TA8000	40821	SSD-201	724	464	MOS/FET
TA7618	T4103B	SSD-206	99	443	TRI	TA8001	40822	SSD-201	732	465	MOS/FET
TA7619	T4103D	SSD-206	99	443	TRI	TA8002	40823	SSD-201	732	465	MOS/FET
TA7620	T4113B	SSD-206	99	443	TRI	TA8004	2N6077	SSD-204	318	492	PWR
TA7621	T4113D	SSD-206	99	443	TRI	TA8005	2N6079	SSD-204	318	492	PWR
TA7626A	HC2000H	SSD-204	555	566	HYB	TA8007	2N6479	SSD-204	454	702	PWR
TA7642	T4105B	SSD-206	99	443	TRI	TA8007B	2N6480	SSD-204	454	702	PWR
TA7643	T4105D	SSD-206	99	443	TRI	TA8100	2N6481	SSD-204	454	702	PWR
TA7644	T4115B	SSD-206	99	443	TRI	TA8100B	2N6482	SSD-204	454	702	PWR
TA7645	T4115D	SSD-206	99	443	TRI	TA8104	40915	SSD-205	325	574	RF
TA7646	T6405B	SSD-206	114	487	TRI	TA8158	S3703SF	SSD206	194	522	SCR
TA7647	T6405D	SSD-206	114	487	TRI	TA8159	S3702SF	SSD-206	194	522	SCR
TA7648	T6415B	SSD-206	114	487	TRI	TA8160	D2103SF	SSD-206	298	522	RECT
TA7649	T6415D	SSD-206	114	487	TRI	TA8161	D2103S	SSD-206	298	522	RECT
TA7650	T6405B	SSD-206	114	487	TRI	TA8162	D2101S	SSD-206	298	522	RECT
TA7651	T6405D	SSD-206	114	487	TRI	TA8172	40970	SSD-205	359	656	RF
TA7652	T6414B	SSD-206	114	487	TRI	TA8197	T6400N	SSD-206	55	593	TRI
TA7653	T6414D	SSD-206	114	487	TRI	TA8198	T6410N	SSD-206	55	593	TRI
TA7654	T2304B	SSD-206	41	441	TRI	TA8199	T6420N	SSD-206	55	593	TRI
TA7655	T2304D	SSD-206	41	441	TRI	TA8201	2N6388	SSD-204	538	610	PWR
TA7656	T2305B	SSD-206	41	441	TRI	TA8202	2N6386	SSD-204	538	610	PWR
TA7657	T2305D	SSD-206	41	441	TRI	TA8210	2N6106	SSD-204	177	676	PWR
TA7669	3N187	SSD-201	690	436	MOS/FET	TA8211	2N6108	SSD-204	177	676	PWR
TA7670	S6420A	SSD-206	218	578	SCR	TA8212	2N6110	SSD-204	177	676	PWR
TA7673	2N6078	SSD-204	318	492	PWR	TA8231	2N6293	SSD-204	177	676	PWR
TA7679	40837	SSD-205	298	497	RF	TA8232	2N6291	SSD-204	177	676	PWR
TA7680	40941	SSD-205	342	554	RF	TA8236	40936	SSD-205	333	551	RF
TA7684	3N200	SSD-201	698	437	MOS/FET	TA8242	40841	SSD-201	739	489	MOS/FET
TA7686	40893	SSD-205	304	514	RF	TA8247	40887	SSD-204	278	508	PWR
TA7706	2N6105	SSD-205	221	504	RF	TA8248	40885	SSD-204	278	508	PWR
TA7707	2N6104	SSD-205	221	504	RF	TA8249	40886	SSD-204	278	508	PWR
TA7719	2N6211	SSD-204	312	507	PWR	TA8323	2N6488	SSD-204	226	678	PWR
TA7739	2N6175	SSD-204	278	508	PWR	TA8324	2N6487	SSD-204	226	678	PWR
TA7740	2N6176	SSD-204	278	508	PWR	TA8325	2N6486	SSD-204	226	678	PWR
TA7741	2N6107	SSD-204	177	676	PWR	TA8326	2N6491	SSD-204	226	678	PWR
TA7742	2N6109	SSD-204	177	676	PWR	TA8327	2N6490	SSD-204	226	678	PWR
TA7743	SSD-204	SSD-204	177	676	PWR	TA8328	2N6489	SSD-204	226	678	PWR
TA7752	T8430B	SSD-206	130	549	TRI	TA8330	2N6213	SSD-204	312	507	PWR
TA7753	T8430D	SSD-206	130	549	TRI	TA8331	2N6214	SSD-204	312	507	PWR
TA7754	T8430M	SSD-206	130	549	TRI	TA8340	41038	SSD-205	397	679	RF
TA7755	T8440B	SSD-206	130	549	TRI	TA8343	2N6478	SSD-204	83	680	PWR
TA7756	T8440D	SSD-206	130	549	TRI	TA8344	40894	SSD-205	309	548	RF
TA7757	T8440M	SSD-206	130	549	TRI	TA8345	40895	SSD-205	309	548	RF
TA7782	2N6292	SSD-204	177	676	PWR	TA8346	40896	SSD-205	309	548	RF
TA7783	2N6290	SSD-204	177	676	PWR	TA8347	40897	SSD-205	309	548	RF
TA7784	2N6288	SSD-204	177	676	PWR	TA8348	2N6385	SSD-204	532	609	PWR
TA7802	D1201B	SSD-206	278	495	RECT	TA8349	2N6383	SSD-204	532	609	PWR
TA7803	D1201D	SSD-206	278	495	RECT	TA8352	2N6372	SSD-204	170	675	PWR
TA7804	D1201M	SSD-206	278	495	RECT	TA8353	2N6373	SSD-204	170	675	PWR
TA7805	D1201N	SSD-206	278	495	RECT	TA8354	2N6374	SSD-204	170	675	PWR
TA7806	D1201P	SSD-206	278	495	RECT	TA8357	T2850B	SSD-206	79	540	TRI
TA7821	S6400N	SSD-206	218	578	SCR	TA8358	T2850D	SSD-206	79	540	TRI
TA7823	S6410N	SSD-206	218	578	SCR	TA8405	2N6477	SSD-204	83	680	PWR
TA7825	S6420N	SSD-206	218	578	SCR	TA8407	2N6268	SSD-205	246	546	RF
TA7852	2N5917	SSD-205	158	425	RF	TA8411	D2406A	SSD-206	318	663	RECT
TA7920	2N5992	SSD-205	189	451	RF	TA8412	D2406B	SSD-206	318	663	RECT
TA7921	2N5993	SSD-205	194	452	RF	TA8413	D2406D	SSD-206	318	663	RECT
TA7922	2N5995	SSD-205	205	454	RF	TA8414	D2406M	SSD-206	318	663	RECT
TA7923	2N5996	SSD-205	210	455	RF	TA8415	D2412A	SSD-206	326	664	RECT
TA7936	40819	SSD-201	704	463	MOS/FET	TA8416	D2412B	SSD-206	326	664	RECT
TA7937	T8450B	SSD-206	130	549	TRI	TA8417	D2412D	SSD-206	326	664	RECT
TA7938	T8450D	SSD-206	130	549	TRI	TA8418	D2412M	SSD-206	326	664	RECT
TA7939	T8450M	SSD-206	130	549	TRI	TA8419	D2520A	SSD-206	334	665	RECT
TA7941	40934	SSD-205	329	550	RF	TA8420	D2520B	SSD-206	334	665	RECT
TA7943	40909	SSD-205	321	547	RF	TA8421	D2520D	SSD-206	334	665	RECT
TA7982	40940	SSD-205	337	553	RF	TA8422	D2520M	SSD-206	334	665	RECT
TA7984	D2540A	SSD-206	345	580	RECT	TA8425	R47M15	SSD-205	407	605	RF
TA7985	D2540B	SSD-206	345	580	RECT	TA8428	2N6254	SSD-204	102	524	PWR
TA7986	D2540D	SSD-206	345	580	RECT	TA8429	2N6253	SSD-204	102	524	PWR
TA7987	D2540M	SSD-206	345	580	RECT	TA8430	2N6258	SSD-204	141	525	PWR

## Developmental Number-to-Commercial Number Cross-Reference Index

Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line	Dev. No.	Comm. No.	DATA-BOOK Vol. No.	Page	File No.	Product Line
TA8431	2N6257	SSD-204	141	525	PWR	TA8650	41028	SSD-205	390	640	RF
TA8432	2N6259	SSD-204	149	526	PWR	TA8651A	HC2500	SSD-204	749	681	HYB
TA8433	2N6261	SSD-204	45	527	PWR	TA8656	2N3656	SSD-206	245	724	SCR
TA8434	2N6260	SSD-204	45	527	PWR	TA8657	2N3658	SSD-206	245	724	SCR
TA8435	2N6262	SSD-204	133	528	PWR	TA8709	2N6468	SSD-204	170	675	PWR
TA8436	2N6264	SSD-204	69	529	PWR	TA8710	2N6467	SSD-204	170	675	PWR
TA8437	2N6263	SSD-204	69	529	PWR	TA8712	R47M10	SSD-205	407	605	RF
TA8439	40898	SSD-205	313	538	RF	TA8713	R47M13	SSD-205	407	605	RF
TA8440	40899	SSD-205	313	538	RF	TA8719	41008	SSD-205	373	616	RF
TA8442	2N6472	SSD-204	217	677	PWR	TA8720	41009	SSD-205	373	616	RF
TA8443	2N6471	SSD-204	217	677	PWR	TA8721	41010	SSD-205	373	616	RF
TA8444	2N6473	SSD-204	177	676	PWR	TA8722	2N6476	SSD-204	177	676	PWR
TA8445	2N6475	SSD-204	177	676	PWR	TA8723	2N6474	SSD-204	177	676	PWR
TA8485	2N6387	SSD-204	538	610	PWR	TA8724	2N6469	SSD-204	217	677	PWR
TA8486	2N6384	SSD-204	532	609	PWR	TA8726	2N6470	SSD-204	217	677	PWR
TA8493	40971	SSD-205	359	656	RF	TA8746	2N6393	SSD-205	270	628	RF
TA8504	T2500B	SSD-206	49	615	TRI	TA8747	2N6390	SSD-205	261	626	RF
TA8505	T2500D	SSD-206	49	615	TRI	TA8748	RCA2003	SSD-205	261	626	RF
TA8559	40954	SSD-205	346	579	RF	TA8749	2N6391	SSD-205	265	627	RF
TA8561	40955	SSD-205	346	579	RF	TA8750	RCA2005	SSD-205	265	627	RF
TA8562	40967	SSD-205	355	596	RF	TA8751	2N6392	SSD-205	270	628	RF
TA8563	40968	SSD-205	355	596	RF	TA8752	RCA2010	SSD-205	270	628	RF
TA8647	41025	SSD-205	383	641	RF	TA8761	40637A	SSD-205	295	655	RF
TA8648	41026	SSD-205	383	641	RF	TA8845S	S3800S	SSD-206	199	639	ITR
TA8649	41027	SSD-205	390	640	RF	TA8846N	S3800SF	SSD-206	199	639	ITR

**Military (JAN, JANTX, and JANTXV) Types**  
(Data on these types are shown in RCA DATABOOK SSD-207)

Type No.	SSD-207 Page No.	Product Line	Electrical Specification No. MIL-S-19500/
JAN2N918	78	RF	301
JAN2N1482	26	PWR	207
JAN2N1486	26	PWR	180
JANTX2N1486	26	PWR	180
JAN2N1490	27	PWR	208
JAN2N1493	78	RF	247
JAN2N2016	27	PWR	248
JAN2N2857	79	RF	343
JANTX2N2857	79	RF	343
JAN2N3055	28	PWR	407
JANTX2N3055	28	PWR	407
JAN2N3375	80	RF	341
JANTX2N3375	80	RF	341
JANTXV2N3375	80	RF	341
JAN2N3439	28	PWR	368
JANTX2N3439	28	PWR	368
JAN2N3441	29	PWR	369
JAN2N3442	29	PWR	370
JAN2N3553	80	RF	341
JANTX2N3553	80	RF	341
JANTXV2N3553	80	RF	341
JAN2N3585	30	PWR	384
JANTX2N3585	30	PWR	384
JAN2N3772	30	PWR	413
JANTX2N3772	30	PWR	413
JAN2N3866	81	RF	398
JANTX2N3866	81	RF	398
JAN2N4440	80	RF	341
JANTX2N4440	80	RF	341
JANTXV2N4440	80	RF	341
JAN2N5038	31	PWR	439
JANTX2N5038	31	PWR	439
JAN2N5071	81	RF	442
JANTX2N5071	81	RF	442
JAN2N5109	82	RF	453
JANTX2N5109	82	RF	453
JAN2N5416	31	PWR	485
JANTX2N5416	31	PWR	485
JAN2N5672	32	PWR	488
JANTX2N5672	32	PWR	488
JAN2N5840	32	PWR	487
JANTX2N5840	32	PWR	487
JAN2N5918	82	RF	473
JAN2N6213	33	PWR	461
JANTX2N6213	33	PWR	461



A	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
AC-DC isolation (AN-4537)	206	449	Amplifier, FM detector, af preamplifier integrated-circuit (technical data, File Nos. 318, 319)	201	498, 506
AC line isolation (AN-6141)	206	474	Amplifier, gain-controlled, integrated-circuit (ICAN-4072)	202	95
Active filter, integrated-circuit (File No. 537)	201	47	Amplifier, if, integrated-circuit (ICAN-5036)	202	145
AC voltage regulators, thyristors (AN-3886)	206	416	Applications (ICAN-5036)	202	150
Adders, scaling (ICAN-5015)	202	45	Characteristics (ICAN-5036)	202	148
Admittance parameters, short-circuit (ICAN-5022)	202	113	Circuit description (ICAN-5036)	202	145
AGC (ICAN-6544)	202	333	Operating modes (ICAN-5036)	202	145
Alarm system, intrusion (ICAN-6294)	202	294	Technical data (File No. 123)	201	256
Alpha, total (AN-6215)	204	857	Amplifier, narrow-band, tuned, integrated-circuit (ICAN-5030)	202	142
Aluminum TO-3 packages, hermeticity evaluation of (AN-6071)	207	56	Amplifier, rf, integrated-circuit (ICAN-5296)	202	98, 100
Engineering problem (AN-6071)	207	57	Amplifier, servo, integrated-circuit (ICAN-5766)	202	198
Failure analysis (AN-6071)	207	56	Amplifiers, integrated-circuit:		
Failure data (AN-6071)	207	56	Audio (ICAN-5037, 5766)	202	154, 194
Thermal-cycling test results (AN-6071)	207	57	Driver (ICAN-5766)	202	197
AM broadcast receivers (ICAN-6022)	202	319	Frequency-shaping (ICAN-5015)	202	44
AM modulator, integrated-circuit (File No. 537)	201	48	Operational	202	14-86
AM radio, integrated circuit for (ICAN-6022)	202	318	Output (ICAN-6724)	202	345
Applications (ICAN-6022)	202	319	Power (ICAN-5766)	202	191
Circuit description (ICAN-6022)	202	318	RF (ICAN-5337)	202	167
AND-OR bi-phase pairs, COS/MOS triple (technical data, File No. 576)	203	191	Video (ICAN-5015)	202	40
Amplification, sound-carrier (ICAN-6544)	202	333	Wide-band (ICAN-5338, 5766, 5977)	202	177, 195
Amplifier array, general-purpose, integrated- circuit (technical data, File No. 560)	201	446	Amplifier, tint-control, integrated-circuit (ICAN-6724)	202	199, 205
Amplifier array, integrated-circuit, (ICAN-4072)	202	88	Amplifier, twin-T, bandpass (ICAN-5213)	202	349
Circuit applications (ICAN-4072)	202	92	Amplifier, video, integrated-circuit (ICAN-5037, 5338, 5015)	202	43
Circuit description (ICAN-4072)	202	88	Amplitude modulation (AN-4421)	205	157, 186
Gain-frequency response (ICAN-4072)	202	90	AM receiver subsystem, integrated-circuit (technical data, File Nos. 560, 561)	201	453
Noise voltage and current (ICAN-4072)	202	92	Analog or digital signals, transmission and multiplexing of (ICAN-6601)	203	40, 446, 455
Output swing vs. supply voltage (ICAN-4072)	202	92	AND-OR gates, COS/MOS, triple bi-phase pairs (technical data, File No. 576)	203	433
Quick selection chart	201	14	AND-OR select gate COS/MOS quad (ICAN-6600)	203	427
Stability requirements (ICAN-4072)	202	90	AND-OR select gate, COS/MOS quad (technical data, File No. 479)	203	100
Amplifier array, integrated-circuit, ac (technical data, File Nos. 377, 387)	201	247, 432	Arithmetic unit, COS/MOS (ICAN-6600)	203	427
Amplifier array, ultra-high-gain, wide-band, integrated-circuit (technical data, File No. 274)	201	243	Circuit description (ICAN-6600)	203	427
Amplifiers, audio, circuits (File Nos. 642-650)	204	558-635	Operation (ICAN-6600)	203	428
Amplifier, broadband (118-to-136-MHz), 4-watt (PEP):			Performance data (ICAN-6600)	203	432
Design considerations (AN-3749)	205	421	Arithmetic arrays, COS/MOS (ICAN-6600)	203	427
Load-mismatch test (AN-3749)	205	419	Arithmetic unit (ICAN-6210)	203	397
Output power and modulation (AN-3749)	205	419	Arrays, integrated-circuit		
Performance and adjustment (AN-3749)	205	423	Application notes on	202	88-106
Amplifier, broadband, rf, linear, push-pull, 150-watt PEP (AN-4591)	205	469	Technical data	201	118-254
Amplifier circuit, broadband, uhf (AN-6010)	205	475	Astable multivibrator, integrated-circuit (ICAN-4072, 5641)	202	59, 93
Amplifier circuits, general-purpose (AN-4590)	202	409	Astable multivibrator, COS/MOS (ICAN-6267)	203	407
Amplifier, class B, integrated-circuit (ICAN-5296, 5766)	202	99, 193	Attenuators (AN-4590)	202	408
Amplifier, control, and special-function integrated circuits:			Audio amplifier, integrated-circuit (ICAN-5037)	202	154
Application notes on	202	108-209	Capacitor-coupled cascaded circuits (ICAN-5037)	202	157
Quick selection chart	201	16	Circuit description (ICAN-5037)	202	154
Technical data	201	255-430	Direct-coupled cascaded circuits (ICAN-5037)	202	155
Amplifier, dc, integrated-circuit (ICAN-5030)	202	134	Technical data (File No. 126)	201	313
Applications (ICAN-5030)	202	140	Audio amplifiers, integrated-circuit (ICAN-5766)	202	194
Circuit description (ICAN-5030)	202	134	Audio amplifier, line-operated (AN-3065)	204	770
Operation (ICAN-5030)	202	134	Audio driver, integrated-circuit:		
Technical data (File No. 121)	201	288	Dual-supply circuit (ICAN-5037)	202	156
Amplifier, differential detector, dc amplifier, and voltage regulator, integrated-circuit (Technical data, File No. 396)	201	490	Single-supply circuit (ICAN-5037)	202	157
Amplifier-discriminators, integrated-circuit (technical data, File No. 129)	201	471	Autodyne converter, integrated-circuit (ICAN-5337)	202	167
Amplifier, feedback (ICAN-5030)	202	141	Automatic-fine-tuning systems, integrated-circuit (ICAN-5831)	202	324
Amplifier-filter, high-gain (ICAN-6538)	202	273	Automatic shut-off and alarm system (ICAN-6538)	202	272
			Audio power transistors, special (technical data)	204	558-689

# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
Avalanche breakdown:			Capture ratio (ICAN-5380)	202	315
Common-base (AN-6215)	204	856	Case-temperature effects (AN-4774)	205	473
Common-emitter (AN-6215)	204	857	Case-temperature effects	207	71
Avalanche breakdown voltage, rf	207	71	Characteristics of COS/MOS integrated circuits (chart)	203	8
Avalanche multiplication (AN-6215)	204	856	Chips (technical data):		
			COS/MOS integrated-circuit (File No. 517)	203	307
			Linear integrated-circuit (File No. 516)	201	590
			Power-transistor (File No. 632)	204	738
			Choppers (AN-4590)	202	407
			Chroma amplifier, integrated-circuit (technical data, File No. 468)	201	554
			Chroma demodulator, integrated-circuit (technical data, File Nos. 466, 468)	201	537, 557
			Chroma signal processor, integrated-circuit (technical data, File Nos. 466, 468)	201	534, 550
			Chopper circuits, MOS-transistor (AN-3452)	202	365
			Basic chopper circuits (AN-3452)	202	365
			Basic MOS chopper circuits (AN-3452)	202	366
			Equivalent circuit of MOS chopper (AN-3452)	202	368
			Ideal chopper characteristics (AN-3452)	202	365
			Relative merits of available devices (AN-3452)	202	365
			Typical circuits (AN-3452)	202	370
			Use of MOS transistors in choppers (AN-3452)	202	366
			Circuit factor charts for thyristors (SCR's and Triacs, AN-3551)	206	375
			Current-Ratio curves (AN3551)	206	375
			Full-wave ac triac circuit (AN-3551)	206	376
			Full-wave dc SCR or Triac circuit (AN-3551)	206	377
			Full-wave SCR circuit (AN-3551)	206	375
			Per cent ripple in load (AN-3551)	206	379
			Three-phase half-wave SCR circuit (AN-3551)	206	378
			Clocked D latch, COS/MOS quad (technical data, File No. 589)	203	210
			Clock/timer, battery-operated, Digital-display, COS/MOS:		
			Applications (ICAN-6733)	203	482
			Circuit operation (ICAN-6733)	203	472
			Display-driver circuits (ICAN-6733)	203	474
			Performance characteristics (ICAN-6733)	203	472
			Coaxial-line rf power amplifier (ICAN-6733)	205	475
			Coaxial-package transistors (ICAN-6733)	205	481
			Collector current, reverse	207	15
			Collector-to-emitter saturation voltage	207	15
			Collector leakage currents	207	15
			Bulk leakages	207	16
			Surface leakage	207	16
			Color demodulator, integrated-circuit (ICAN-6724)	202	345
			Application of (ICAN-6724)	202	352
			Demodulation and matrix (ICAN-6724)	202	346
			Demodulator preamplifier (ICAN-6724)	202	348
			Filtering capacitors (ICAN-6724)	202	348
			Output amplifiers (ICAN-6724)	202	345
			Tint-control amplifier (ICAN-6724)	202	349
			Color matrix, integrated-circuit (ICAN-6724)	202	346
			Color system, RGB (ICAN-6724)	202	352
			Color TV receivers, if system for, integrated-circuit (ICAN-6544)	202	338
			Colpitts oscillator, integrated-circuit (ICAN-4072)	202	93
			Common-mode gain (ICAN-5015)	202	38
			Common-mode rejection (ICAN-5038)	202	161
			Common-mode rejection ratio (ICAN-5022, 5038, 5015)	202	38, 118, 161
			Comparator:		
			Bi-polarity (ICAN-6732)	202	84
			DC (ICAN-5641)	202	61
			Micropower (ICAN-6668)	202	76
			Phase (ICAN-6716)	203	465
			Commutating dv/dt (AN-6141)	206	472
B					
Balanced detector, integrated-circuit (ICAN-5831)	202	324			
Balanced modulator, integrated-circuit (ICAN-5299)	202	102			
Ballasting circuits, solid-state (AN-3616)	204	778			
Bandpass amplifiers (ICAN-5213)	202	53			
Bandpass shaping (ICAN-6544)	202	333			
Base-to-emitter voltage	207	15			
Bass roll-off (ICAN-5841)	202	330			
BCD data, conversion of (ICAN-6294)	202	291			
Beam-lead (sealed-junction) IC's (technical data, File No. 515)	201	605			
Bilateral switch, COS/MOS quad (ICAN-6601)	203	433			
Digital control of signal gain, frequency, and impedance (ICAN-6601)	203	438			
Features (ICAN-6601)	203	433			
Logic functions (ICAN-6601)	203	437			
Multiplexing/demultiplexing (ICAN-6601)	203	438			
Operation (ICAN-6601)	203	433			
Sample-hold applications (ICAN-6601)	203	442			
Switch and logic applications (ICAN-6601)	203	437			
Technical data (File No. 479)	203	84			
Binary counter (ICAN-6166)	203	369			
Bi-phase pairs, AND-OR, COS/MOS (technical data, File No. 576)	203	191			
Bi-polarity comparator (ICAN-6732)	202	84			
Bistable multivibrator (ICAN-5641)	202	61			
Bridge circuits, SCR (AN-4242)	206	438			
Bridge rectifier (AN-4673)	204	826			
Broadband rf circuit design (AN-4421)	205	455			
Broadband rf operation (AN-4774)	205	472			
Broadband rf power amplifier (AN-3755)	205	429			
Broadband transistor rf amplifier (AN-3749)	205	419			
Broadband uhf amplifier (AN-6010)	205	479, 483			
Broadband uhf circuit, design approach (AN-6010)	205	477			
Broadcast receivers, AM (ICAN-6022)	202	318			
Buffer, COS/MOS quad, true/complement (technical data, File No. 572)	203	203			
Buffers/converters, COS/MOS hex (technical data, File No. 479)	203	54			
Buffer, output (ICAN-6210)	203	399			
Bulk leakages	207	16			
Burst (popcorn) noise, measurement of (ICAN-6732)	202	79			
Pass-fail criteria (ICAN-6732)	202	82			
Test conditions (ICAN-6732)	202	82			
Test configuration (ICAN-6732)	202	79			
Test-system circuits (ICAN-6732)	202	83			
Bus register, COS/MOS MSI, 8-stage (technical data, File No. 575)	203	169			
C					
Capacitor-input circuits, design of (AN-3659)	206	380			



# Subject Index

	DATA- BOOK	Page Nos.	E	DATA- BOOK	Page Nos.
Derating curve, power-transistor	207	16	Economics, amplifier (AN-3065)	204	769
Detection, sound-carrier (ICAN-6544)	202	333	Effect of temperature on silicon transistors	207	15
Diacs, silicon bidirectional:			Electric heat application (ICAN-6182)	202	254
Technical data (File No. 577)	206	350-351	Electric heat application (ICAN-6182)	206	488
Use of for thyristor triggering (AN-4242)	206	437	Electromigration	207	72
Voltage-current characteristics (AN-4242)	206	438	Emitter ballasting (AN-4774)	205	472
Differential-amplifier array, dual independent, integrated-circuit (technical data, File Nos. 388, 611)	201	226, 234	Emitter ballast resistance (AN-4591)	205	463
Differential amplifiers, integrated-circuit, Basic configuration for (ICAN-5380)	202	311	Emitter-site ballasting	207	67, 70
Differential amplifiers, integrated-circuit high-reliability types (technical data, File Nos. 705, 714)	207	196, 203	Envelope detector (ICAN-5036)	202	151
Differential/cascode amplifiers, integrated-circuit (technical data, File No. 382)	201	318	Epitaxial-base power transistors (selection chart)	204	13-15
Differentiators, integrated-circuit (ICAN-5015)	202	45	Epitaxial-base power transistors, (technical data)	204	169
Diffused-junction n-p-n power transistors (technical data)	204	493	External noise (ICAN-6176)	203	384
Diffusion current	207	16			
Digital-clock prototypes, COS/MOS (ICAN-6733)	203	484	<b>F</b>		
Digital-display clock, COS/MOS (ICAN-6733)	203	472	False turn-on (of thyristors, AN-4745)	206	451
Digital-display clock/watch configuration, COS/MOS (ICAN-6733)	203	483	Fast-recovery silicon rectifiers (File No. 580)	206	345
Digital-display devices (ICAN-6733)	203	476	Fast-turn-off silicon controlled rectifiers (Technical data, File No. 408)	206	238
Digital-display metering application, COS/MOS (ICAN-6733)	203	472	Feedback amplifier, integrated-circuit, cascaded RC-coupled (ICAN-5030)	202	141
Digital-display timer, COS/MOS (ICAN-6733)	203	472	Feedback factor (ICAN-5841)	202	329
Digital frequency synthesizer, COS/MOS (ICAN-6716)	203	457	Feedback-type volume-control circuit (ICAN-5841)	202	329
Digital meter applications, COS/MOS (ICAN-6733)	203	489	Ferrite cores (AN-4591)	205	466
Digital signals, transmission and multiplexing of (ICAN-6601)	203	433	Filament pre-heating circuit (AN4537)	206	465
Digital timer/clock/watch applications, COS/MOS (ICAN-6733)	203	477	Filter, active, integrated-circuit (File No. 537)	201	47
Digital-to-analog conversion, general considerations (ICAN-6080)	203	342	Filters, interstage (ICAN-5380)	202	313
Digital-to-analog converter, COS/MOS (ICAN-6080)	203	346	Final Qualification	207	107
Digital-to-analog switch, COS/MOS (ICAN-6080)	203	342	Flanged-case silicon rectifiers (technical data, File Nos. 3, 5, 41, 91)	206	252, 255, 265, 294
Diode Array, integrated-circuit (ICAN-5299)	202	101	Flasher circuit, thyristor (AN-4537)	206	448
Applications (ICAN-5299)	202	102	Flashover current (AN-4537)	206	444
Circuit configuration (ICAN-5299)	202	101	Flip-flop, COS/MOS dual D-type: Technical data (File No. 479)	203	68
Operating characteristics (ICAN-5299)	202	101	Use of in arithmetic unit (ICAN-6600)	203	427
Technical data (File Nos. 236, 343)	201	118, 122	Flip-flop, COS/MOS dual J-K master-slave (technical data, File No. 503)	203	135
Diodes, light-emitting (ICAN-6733)	203	476	Fluorescent readouts, low-voltage vacuum (ICAN-6733)	203	480
Display-lamp turn-on characteristics (ICAN-6294)	202	295	FM broadcast receivers, integrated circuits for (ICAN-5269)	202	304
Display output (ICAN-6210)	203	398	FM front-end circuits (IC's, ICAN-5269, 5337)	202	174, 306, 307
Dissipated-limited region	207	16	FM if amplifier and detector, integrated-circuit (ICAN-5269)	202	309
Double-tuned interstage filter (ICAN-5380)	202	313	FM if amplifier, limiter, and discriminator, integrated-circuit (ICAN-5269)	202	308
Down-conversion, heterodyne (ICAN-6716)	203	457, 467	FM if amplifier-limiter, detector, and audio preamplifier, integrated-circuit (technical data, File No. 429)	201	462
Down-converter, heterodyne, COS/MOS (ICAN-6716)	203	458	FM if strip integrated-circuit (ICAN-5380)	202	315
Driver amplifiers, integrated-circuit (ICAN-5766)	202	197	FM if system, integrated-circuit (technical data, File No. 561)	201	455
Driver, audio, integrated circuit (ICAN-5037)	202	156, 157	FM receiver synthesizers, COS/MOS (ICAN-6716)	203	450
Driver circuits for digital displays, types of (ICAN-6733)	203	474	Prescaler system design (ICAN-6716)	203	450
Driver for 600-ohm balanced-line (ICAN-4072)	202	95	System requirements (ICAN-6716)	203	450
D-type latch, clocked, COS/MOS quad (technical data, File No. 589)	203	210	FM synthesizer system, COS/MOS (ICAN-6716)	203	459
Dv/dt suppression (in thyristor circuits, AN-4745)	206	451	FM tuner, integrated-circuit (ICAN-5269)	202	305
Dual Darlington array, integrated-circuit (technical data, File No. 275)	201	158			
Dual differential amplifiers (technical data, File No. 361)	201	329			
Dynamic performance of AFT system (ICAN-5831)	202	326			



# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
FM tuner using MOS-transistor rf amplifier (AN-3453)	202	372	Ground-line noise (ICAN-6716)	203	457
Circuit considerations (AN-3453)	202	372	Group A inspections, power-transistor	207	23
Performance (AN-3453)	202	374	Gyrator, integrated-circuit (File No. 537)	201	47
RF stage design (AN-3453)	202	374			
FM tuner using MOS-transistor rf amplifier and mixer (AN-3535)	202	378			
Conversion transconductance, calculation of (AN-3535)	202	382			
Mixer-circuit considerations (AN-3535)	202	380			
Oscillator-circuit considerations (AN-3535)	202	381			
Over-all tuner performance (AN-3535)	202	381			
Performance features of MOS transistors (AN-3535)	202	378	<b>H</b>		
RF-circuit considerations (AN-3535)	202	380	Half-wave motor controls (AN-3469)	206	364
Tuner design (AN-3535)	202	379	Unregulated (AN-3469)	206	365
Forward-bias second breakdown	207	13	Regulated (AN-3469)	206	366
Forward-bias second breakdown, testing for (AN-4573)	204	817	Half-wave SCR circuit (AN-3551)	206	375
Four-quadrant multiplier, integrated-circuit (ICAN-6668)	202	69	Harmonic distortion (ICAN-5037, 5038)	202	156, 162
Frequency converter, three-phase 750-watt:			Hartley oscillator, integrated-circuit (ICAN-4072)	202	93
Circuit description (AN-4673)	204	826	Heat control (AN-3697)	206	393
Inverter (AN-4673)	204	826	Heater control, three-phase (AN-6054)	206	458
Logic and driver circuits (AN-4673)	204	826	Heater regulation (AN-3822)	206	411
Output transformer (AN-4673)	204	828	Hermetic rf transistor packages	207	69
Performance (AN-4673)	204	830	Heterodyne down-conversion (ICAN-6716)	203	459, 469
Power supply for (AN4673)	204	826	High-current transistors (technical data, File No. 462, 525, 526)	204	141, 149, 487
Frequency-modulation if amplifiers, integrated-circuit (ICAN-5380)	202	311	High-frequency power transistors (technical data, File No. 548)	205	309
Frequency multipliers, COS/MOS (ICAN-6267)	203	414	High-gain selective building blocks, evolution (ICAN-5380)	202	312
Frequency-shaping amplifiers, integrated-circuit (ICAN-5015)	202	44	High-power generation (AN-3755)	205	431
Frequency synthesizer, COS/MOS low-power digital (ICAN-6716)	203	419	High-reliability COS/MOS CD4000A slash-series types (RIC-102B)	207	524
Full adder, COS/MOS four-bit:			High-reliability integrated circuits	207	175
Technical data (File No. 479)	203	49	Applications	207	176, 178
Use in arithmetic unit (ICAN-6600)	203	427	Device nomenclature	207	176, 177
Full-wave motor controls (AN-3469)	206	369	General considerations	207	176
Regulated (AN-3469)	206	370	Life-test data, COS/MOS	207	184
Unregulated (AN-3469)	206	369	Manufacturing controls	207	176
			MIL-M-38510 requirements	207	182
			MIL-STD-883 requirements	207	178
			Packages	207	176
			Technical data, COS/MOS types	207	309-518
			Technical data linear types	207	188-302
			High-reliability power transistors	207	12
			Application notes on	207	47
			Electrical considerations	207	12
			JAN and JANTX types	207	22, 26-33
			Processing and screening	207	21
			Reliability considerations	207	12
			Special rating considerations	207	12
			Technical data on RCA types	207	26-46
			High-reliability power transistors (technical data)	207	26-46
			High-reliability rf power transistors	207	67
			Design features	207	67
			JAN, JANTX, and JANTXV types	207	74
			HR-series types, processing and screening	207	74
			Premium and ultra-high-reliability types	207	76
			Special rating concepts	207	69
			Technical data	207	78-174
			High-reliability solid-state devices		
			Commercial requirements	207	9
			Index to RCA types	207	6
			Introduction to	207	9
			Military and aerospace requirements	207	9
			Military specifications for	207	10
			High-reliability terms and definitions	207	185
			High-speed gates (ICAN-5296)	202	97
			High-speed switching power transistors (technical data)	204	404-689

## G

Gain controlled amplifier, integrated-circuit (ICAN-4072)	202	95
Gain control, rf-amplifier (ICAN-5022)	202	120
Gain, current	207	15
Gain equalizer (for uhf amplifier, AN-6010)	205	479
Garage-door electronic control system (AN-3697)	206	391
Gate characteristics (of thyristors, AN-4242)	206	432
Gate, COS/MOS dual complementary pair plus inverter (technical data, File No. 479)	203	43
Gate, COS/MOS quad AND-OR select (ICAN-6176)	203	385
Gate, COS/MOS quad exclusive-OR (technical data, File No. 503)	203	153
Gate-oxide protection circuit (ICAN-6218)	203	403
Gates, COS/MOS quad, 2-input NAND (ICAN-6600)	203	428
Gates, COS/MOS quad 2-input NOR (ICAN-6600)	203	428
Gates, COS/MOS triple AND-OR bi-phase pairs (technical data, File No. 576)	203	191
Gates, high-speed (ICAN-5296)	202	97
Series (ICAN-5296)	202	98
Shunt (ICAN-5296)	202	99
Series-shunt (ICAN-5296)	202	99
Glass-passivated aluminum	207	68

# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
High-voltage application of silicon transistors (AN-3565)	204	773	Integrated-circuit chips, linear (technical data, File No. 516)	201	590-604
High-voltage generation (AN3780)	206	406	Integrated-circuit FM, IF amplifiers, design approaches for (ICAN-5380)	202	312
High-voltage power transistors (technical data)	204	278-402	Integrated circuits, COS/MOS digital	203	1
High-voltage power transistors selection chart	204	16-17	Integrated circuit, high-reliability	207	188
High-voltage regulation (AN-3780)	206	407	Integrated circuits, linear (bipolar)	201	1
Homotaxial-base power transistors (selection chart)	204	10-12	Integrators (ICAN-5015)	202	45
Homotaxial-base power transistors (technical data)	204	26-168	Interfacing of COS/MOS devices (ICAN-6602)	203	445
Horizontal-deflection SCR's and rectifiers (technical data, File Nos. 354, 522)	206	187, 194	Active pull-ups (ICAN-6602)	203	447
Horizontal deflection system:			Bipolar driving COS/MOS (ICAN-6602)	203	447
For color TV receivers (AN-3780)	206	400	COS/MOS-bipolar HTL interface (ICAN-6602)	203	450
Hot-spot thermal resistance (AN-4774)	205	472, 474	COS/MOS driving bipolar (ICAN-6602)	203	448
Hot-spot thermal resistance	207	69	COS/MOS-ECL/ECCSL interface (ICAN-6602)	203	454
Hotspotting (AN-4774)	205	471	COS/MOS-to-N-MOS interface (ICAN-6602)	203	456
HR-series rf power transistors (technical data)	207	83-118	COS/MOS-to-P-MOS interface (ICAN-6602)	203	455
Hybrid-circuit operational amplifier (technical data, File No. 566)	204	744	COS/MOS-TTL/DTL interface (ICAN-6602)	203	445
Hybrid circuits, power (technical data)	204	744-756	Current sinking (ICAN-6602)	203	446, 449
Hybrid combiners (AN-3755)	205	433	Current sourcing (ICAN-6602)	203	446, 449
Hybrid combiner/dividers (AN-4591)	205	467	Level shifters (ICAN-6602)	203	454
Hysteresis effect, lamp-dimmer (AN-3778)	206	396	Resistor, pull-up (ICAN-6602)	203	446
			Interim Qualification	207	187
			Intermodulation distortion (ICAN-5037)	202	156
			Interstage filters (ICAN-5380)	202	313
			Intrinsic transistor structure (AN-3755)	205	429
			Intrusion alarm system, triac (ICAN-6538)	202	272
			Inverters (AN-3065, AN-3565)	204	768, 773
			Push-pull types (AN-3616)	204	779
			Three-phase bridge types (AN-4673)	204	826
			Isolation, ac-dc (AN-4537)	206	449
<b>I</b>					
IF-amplifier circuits, integrated types (ICAN-5296, 5022, 5036, 5337, 5338)	202	97, 129, 150, 167, 172, 187			
IF amplifier-limiter, FM detector, electronic attenuator, audio driver, integrated-circuit (technical data, File No. 412)	201	514	<b>J</b>		
IF amplifier, integrated-circuit (ICAN-5036)	202	145	JAN and JANTX power transistors	207	20
Applications (ICAN-5036)	202	150	RCA types	207	20
Characteristics (ICAN-5036)	202	148	Processing and screening	207	20
Circuit description (ICAN-5036)	202	145	JAN, JANTX, JANTXV rf power transistors (technical data)	207	78-82
Operating modes (ICAN-5036)	202	145	Junction temperature, effect on reliability	207	72
IF amplifier-limiter, integrated-circuit high-gain, wide-band (technical data, File No. 430)	201	479			
IF strips, FM, integrated-circuit (ICAN-5380, 5337)	202	312, 173, 174	<b>K</b>		
IF system, FM, integrated-circuit (technical data, File No. 561)	201	455	Keyed AGC (ICAN-6544)	202	333, 334
IF system, integrated-circuit, black-and-white TV receiver (ICAN-6544)	202	341			
IF system, integrated-circuit, for color TV receiver (ICAN-6544)	202	336			
IHFM (Institute of High-Fidelity Manufacturers) (ICAN-5337)	202	173			
Incandescents readouts (ICAN-6733)	203	480	<b>L</b>		
Induction motor controls (AN-3697)	206	390	Ladder networks, resistance (ICAN-6080)	203	342
Inrush current (AN-4537)	206	445	Lamp-dimmer circuits (AN-3778)	206	397
Inrush currents (AN-6141)	206	472	Double-time constant types (AN-3778)	206	398
Insertion loss (ICAN-5380)	202	315	Single-time-constant types (AN-3778)	206	397
Institute of High-Fidelity Manufacturers (IHFM) (ICAN-5337)	202	173	With over-voltage clamp (AN-3822)	206	412
Integral-cycle heater control, proportional (AN-3697)	206	393	Latch, COS/MOS quad, clocked D (technical data, File No. 289)	203	210
Integrated-circuit arrays:			Latch COS/MOS quad, 3-state NAND R/S (technical data, File No. 590)	203	214
Application notes on (ICAN-4072, 5296, 5299)	202	88-106			
Technical data	201	118-254			

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
Latch, COS/MOS quad 3-state, NOR R/S (technical data, File No. 590)	203	214	Manufacturing Certification	207	186
Latched memory circuit (ICAN-6358)	202	271	Matched diodes, ultra-fast, low-capacitance (technical data, File No. 343)	201	122
Level converters, COS/MOS (ICAN-6733)	203	474	Matrix:		
Level detector, COS/MOS (ICAN-6601)	203	444	Rectifier products	206	22
Light-activated control (ICAN-6538) (AN-3697)	202	272	SCR products	206	18
	206	389	Triac products	206	14
Light control (AN-3697)	206	387	Maximum usable gain (ICAN-6544)	202	338
Light-control circuits (AN-3778, AN-4242)	206	394, 441	Medium-power p-n-p transistors (technical data, File No. 216)	204	410
Basic triac-diode type (AN-3778)	206	396	Medium-power transistors, homotaxial II types (technical data, File Nos. 527, 529)	204	45, 69
Double-time-constant types (AN-3778)	206	397	Mercury-arc lamps:		
Single-time-constant types (AN-3778)	206	396	Advantages of (AN-3616)	204	777
Light dimmers, triac (AN-3778)	206	395	Ballasting of (AN-3616)	204	776
Circuits (AN-3778)	206	398	Characteristics of (AN-3616)	204	776
Circuit description (AN-3778)	206	395	Conventional ballasting methods (AN-3616)	204	778
Hysteresis effect (AN-3778)	206	396	Starting current for (AN-3616)	204	785
Range control (AN-3778)	206	397	Solid-state ballasting circuits (AN-3616)	204	778
RFI suppression (AN-3778)	206	398	Memory, COS/MOS, preset-channel (ICAN-6716)	203	470
Trouble shooting (AN-3778)	206	398	Memory, integrated-circuit, latched (ICAN-6538)	202	271
Light-emitting diodes (ICAN-6733)	203	476	Memory sense amplifier, integrated-circuit, dual-input (technical data, File No. 536)	201	395
Light flasher, synchronous (ICAN-6182) (ICAN-6182)	202	260	Microstripline circuits (AN-4025)	205	445
	206	494	Design of (AN-4025)	205	446
Lighting systems, relative merits of various types (AN-3616)	204	776	Mounting arrangement (AN-4025)	205	445
Limiters, integrated-circuit (ICAN-5337)	202	167	Performance of (AN-4025)	205	449
Limited-amplifier, integrated-circuit (ICAN-5831, 5338)	202	324, 189	Microstripline oscillator (AN-3764)	205	442
Limiters characteristics (of IC rf amplifiers) (ICAN-5022)	202	126	Microwave power amplifiers (AN-3764)	205	438
Limiting amplifier, integrated-circuit (ICAN-5338)	202	190	Biasing arrangements (AN-3764)	205	443
Line Certification	207	186	Coaxial-line types (AN-3764)	205	439
Line isolation, ac (AN-6141)	206	474	Device and package construction (AN-3764)	205	436
Linear amplifier, push-pull 150-watt, 2-to-30-MHz (AN-4591)	205	469	Design of (AN-3764)	205	438
Linear applications of rf power transistors (AN-3755)	205	431	Large-signal amplifier operation (AN-3764)	205	438
Linear IC arrays (technical data)	201	118-254	Lumped-constant, common-base types (AN-3764)	205	444
Linear IC chips (technical data, File No. 516)	201	590-604	Performance of practical circuits (AN-4025)	205	449
Linear integrated circuits and	201	1	Power gain (AN-3764)	205	443
MOS devices	202	1	Pulse operation (AN-3764)	205	440
Index to	201	6	Reliability (AN-3764)	205	438
Packages and ordering information	201	23	Stripline type (AN-3764)	205	440
Linear integrated circuits (CA3000 slash-series types) screened to MIL-STD-883 (RIC-202)	207	303	Microwave power oscillators (AN-3764)	205	436
Electrical sampling inspection (RIC-202)	207	307	Basic configuration (AN-3764)	205	441
Environmental sampling inspection (RIC-202)	207	308	Design of (AN-3764)	205	441
Final electrical tests (RIC-202)	207	307	Device and package construction (AN-3764)	205	436
Ordering information (RIC-202)	207	305	Lumped-constant type (AN-3764)	205	442
Part-number code (RIC-202)	207	305	Microstripline type (AN-3764)	205	442
Product flow diagram (RIC-202)	207	303	Reliability (AN-3764)	205	438
Screening levels (RIC-202)	207	304	Wide-band type (AN-3764)	205	442
Total lot screening (RIC-202)	207	306	Military specifications	207	10
Linearity (AN-3780)	206	401	MIL-M-38510	207	10
Linear mixer, four-channel, integrated-circuit (ICAN-4072)	202	93	MIL-S-19500	207	10
Losser-type volume-control circuit (ICAN-5841)	202	329	MIL-STD-883 requirements	207	178
Loudness contouring (ICAN-5841)	202	330	COS/MOS integrated circuits	207	179
Low-resistance sensor (AN-6096)	206	465	Linear integrated circuits	207	180
LTPD	207	187	Mixer capabilities (of integrated-circuit rf amplifiers) (ICAN-5022)	202	123
LTPD sampling plans	207	23	Mixers (AN-4540)	202	411
Lumped-constant rf power amplifiers (AN-3764)	205	444	Mixers, integrated-circuit:		
Lumped-constant rf power oscillator (AN-3764)	205	443	Balanced (ICAN-5022)	202	123, 129
			Four-channel linear (ICAN-4072)	202	93
			Low-frequency (ICAN-5025)	202	281
			Mixers, MOS-transistor:		
			FM-receiver (AN-3535)	202	378, 380
			VHF-receiver (AN-3341)	202	362
			Molded-plastic transistors and thyristors		
			Lead forming techniques (AN-4124)	204	790
			Lead forming techniques (AN-4124)	206	423
			Mounting (AN-4124)	204	793
			Mounting (AN-4124)	206	426
			Mounting (AN-4124)	206	426
			Thermal-resistance considerations (AN-4124)	204	790
			Thermal-resistance considerations (AN-4124)	206	423
			Types of packages (AN-4124)	204	789
			Types of packages (AN-4124)	206	422
M					
Magnetic deflection circuit (AN-3065)	204	768			



	DATA- BOOK	Page Nos.	P	DATA- BOOK	Page Nos.
Operational amplifiers, high-performance, integrated-circuit (ICAN-5641)	202	55	PDA	207	187
Circuit description (ICAN-5641)	202	55	Peak-envelope-power rating (AN-4591)	205	462
Noise figure (ICAN-5641)	202	56	Phase comparator, COS/MOS (ICAN-6166)	203	368
Phase compensation (ICAN-5641)	202	57	Phase-locked loop, fundamentals of (ICAN-6101)	203	360
Slewing rate (ICAN-5641)	202	57	Phase-locked loops, practical digital types (ICAN-6101)	203	361
Applications (ICAN-5641)	202	58	Phase-shift transformer, discriminator (ICAN-5269)	202	308
Technical data (File No. 360)	201	61	Photo-coupled isolators (AN-6054)	206	459
Operational amplifiers, high-reliability integrated-circuit types (technical data, File No. 715)	207	222	Photocurrents	207	20
Operational amplifiers, integrated-circuit (ICAN-5015, 5213, 5290)	202	34, 49, 14	Photo detector and power amplifier (technical data, File No. 421)	201	367
Applications	202	88-352	Photo-detector and power amplifier, integrated-circuit (ICAN-6538)	202	269
Bias current, input (ICAN-5290)	202	32	Circuit description (ICAN-6538)	202	269
Characteristics and features chart	201	10	Technical data (File No. 421)	201	367
Circuit description (ICAN-5015)	202	34	Typical applications (ICAN-6538)	202	272
Common-mode gain (ICAN-5290)	202	20	Polycrystalline silicon layer	207	68
Common-mode rejection (ICAN-5015, 5213, 5290)	202	38, 50, 32	Power amplifiers, broadband, uhf/microwave (AN-4421)	205	451
DC levels, input and output (ICAN-5290)	202	29	Amplitude modulation (AN-4421)	205	453
Design criteria (ICAN-5290)	202	29	Cascade and parallel connections (AN-4421)	205	458
Equivalent-circuit model (ICAN-5290)	202	21	Circuit impedances (AN-4421)	205	455
External modifications (ICAN-5015)	202	47	Circuit performance (AN-4421)	205	458
Gain-frequency response (ICAN-5015, 5213, 5290)	202	37, 50, 30	Evaluation circuit (AN-4421)	205	451
General considerations (ICAN-5290)	202	14	Gain and VSWR control (AN-4421)	205	452
Input and output impedances (ICAN-5015, 5213, 5290)	202	38, 50, 16, 20	Hybrid combiners (AN-4421)	205	453
Inverting configuration (ICAN-5290)	202	15	Input-circuit design (AN-4421)	205	455
Load impedance, effect of finite (ICAN-5290)	202	21	Output-circuit design (AN-4421)	205	453
Noninverting configuration (ICAN-5290)	202	18	Package design (AN-4421)	205	451
Offset voltage and current (ICAN-5290)	202	32	Practical circuits (AN-4421)	205	458
Operating characteristics (ICAN-5015, 5213)	202	34, 49	Reduction of VSWR (AN-4421)	205	451
Output-power capability (ICAN-5290)	202	30	Power amplifiers, integrated-circuit multipurpose wideband (ICAN-5766)	202	191
Output-power modifications (ICAN-5015)	202	40	Applications (ICAN-5766)	202	194
Output swing (ICAN-5015)	202	38	Circuit description (ICAN-5766)	202	191
Phase compensation (ICAN-5015, 5213, 5290)	202	39, 50, 29	Operating characteristics (ICAN-5766)	202	194
Phase shifts, feedback (ICAN-5290)	202	22	Operation (ICAN-5766)	202	191
Power-supply stability (ICAN-5290)	202	33	Technical data, (File No. 339)	201	268
Quick-selection chart	201	8	Power control (AN-4242)	206	439
Technical data	201	30-116	Power controls, triac, for three-phase systems (AN-6054)	206	456
Transfer characteristics (ICAN-5015, 5213)	202	40, 50	Basic design rules (AN-6054)	206	456
Transfer function (ICAN-5290)	202	15, 18	Circuits (AN-6054)	206	460, 461
Operational amplifiers, integrated-circuit, application notes on	202	14-86	DC logic circuitry, isolation of (AN-6054)	206	458
Operational amplifiers, integrated-circuit, characteristics and features chart	201	10	Inductive-load systems (AN-6054)	206	460
Operational amplifiers, integrated-circuit high-output-current (technical data, File No. 360)	201	61	Resistive-load systems	206	458
Operational amplifiers, integrated-circuit quickselection chart	201	8	Trigger circuit (AN-6054)	206	456
Operational amplifier, micropower integrated-circuit (technical data, File No. 535)	201	52	Power-frequency curves for rf power transistors	205	8-10
Operational transconductance amplifiers, integrated-circuit, high-performance: (ICAN-6668)	202	63	Power-line noise (ICAN-6176)	203	384
Amplitude modulation (ICAN-6668)	202	68	Power oscillators (AN-3764)	205	436
Applications (ICAN-6668)	202	65	Lumped-constant	205	442
Circuit description (ICAN-6668)	202	63	Microstripline	205	442
Gain control (ICAN-6668)	202	68	Wideband	205	442
Multiplexing (ICAN-6668)	202	65	Power oscillators, microwave: Design of (AN-3764)	205	441
Technical data (File Nos. 475, 537)	201	30, 38	Power hybrid circuits: Technical data	204	744-756
Output amplifiers, integrated-circuit (ICAN-6724)	202	345	Power hybrid operational amplifiers (File Nos. 566, 681)	204	744, 749
Output stages, integrated-circuit (ICAN-6668)	202	74	Power supplies, compact, high-current 5-volt, regulated		
Oven control (ICAN-6182)	202	255	Basic design concept (AN-4509)	204	797
(ICAN-6182)	206	489	Design example (AN-4509)	204	803
Overlay transistor structure	207	67	Major elements (AN-4509)	204	797

# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.		
Power supply, bridge-rectifier (AN-4673)	204	826	<b>Q</b>				
Power supply considerations for COS/MOS devices:				Quadruple-tuned interstage filter (ICAN-5380)	202	315	
AC dissipation characteristics (ICAN-6576)	203	421		Qualified Parts List (QPL)	207	187	
AC performance characteristics (ICAN-6576)	203	423		Qualified products list	207	10	
Filtering requirements (ICAN-6576)	203	425		Quiescent dissipation (of COS/MOS devices) (ICAN-6576)	203	421	
High dc source (ICAN-6576)	203	426					
Quiescent dissipation (ICAN-6576)	203	421		<b>R</b>			
Regulation requirements (ICAN-6576)	203	425			Radiation dose rate	207	21
System power, calculation of (ICAN-6576)	203	424			Radiation, effect on power transistors	207	19
Switching characteristics (ICAN-6576)	203	424			Displacement damage	207	20
Power supply, regulated 60-watt					Photocurrents	207	20
20-volt (AN-4558)	204	805			Radiation-hardened power transistors, technical data	207	45
Circuit description (AN-4558)	204	805			Radiation levels	207	20
Construction (AN-4558)	204	812			Radiation parameter	207	20
Design considerations (AN-4558)	204	809			Radiation resistance of COS/MOS		
Foldback current limiting (AN-4558)	204	807			CD4000A (ICAN-6224)	207	522
Performance (AN-4558)	204	811			Radio frequency interference (RFI) (AN-3697)	206	389
Voltage regulation (AN-4558)	204	805			Suppression network (AN-4242)	206	443
Power-transistor chips					Suppression of (AN-3778, 4242, 4537)	206	397, 443, 449
(technical data), (File No. 632)	204	738-742			RAM, COS/MOS, binary, 4-word, 8-bit (technical data), (File No. 613)	203	184
Power transistors and power hybrid circuits	204	1	Rating chart, thermal-cycling (AN-4612, 4783, 6163)		204	823, 831, 846	
Power transistors, high-reliability	207	12	Rating curves, rectifier (AN-3659)		206	380	
Power transistors, selection charts	204	10-22	RCB color system (ICAN-6724)		202	352	
Power transistors (technical data):			Reactor element, switching-regulator (AN-3616)		204	784	
Epitaxial-base types	204	170-522	Read-only-memory, COS/MOS (technical data), (File No. 613)		203	184	
High-speed switching types	204	404-689	Readouts, incandescent (ICAN-6733)		203	480	
High-voltage types	204	278-402	Real-time controls (AN-6163)	207	62		
Heterotaxial-base types	204	26-168	Receiver circuits, integrated				
Monolithic Darlington types	204	524-556	Quick selection chart	201	18		
Small-signal low-noise types	204	692-735	Technical data	201	432-588		
Special audio power types	204	558-276	Receiver subsystem, AM, integrated-circuit (technical data), (File No. 560)	201	446		
Power transistors, thermal-cycling ratings for (AN-4612, 4783, 6163)	204	823, 831, 846	Receiver synthesizer, COS/MOS FM (ICAN-6716)	203	460		
Power transistors, thermal-cycling requirements (AN-4612, 4783)	204	824, 832	Recovered audio (ICAN-5269)	202	308		
Power transistors, vhf/ $\mu$ hf, broadband power-amplifier applications of (AN-6010)	205	475	Rectifier current, calculation of (AN-3659)	206	382		
Pix-if system, integrated-circuit (ICAN-6544)	202	333	Rectifier product matrix	206	22-24		
Planar transistors, rf power (technical data)	205	20-51	Rectifier rating curves (AN-3659)	206	385		
Plastic-package transistors and thyristors (AN-4124)	204	789	Rectifiers, fast recovery, (File Nos. 580, 629, 663, 664, 665)	206	345, 313, 318, 326, 334		
Lead-forming techniques (AN-4124)	204	791	Rectifiers, silicon				
Mounting (AN-4124)	204	793	Product matrix	206	22-24		
Thermal-resistance considerations (AN-4124)	204	793	Technical data	206	252-348		
Types of packages (AN-4124)	204	789	Rectifiers, stud-mounted types (technical data)	206	281-293, 318-348		
Plastic-package transistors and thyristors (AN-4124)	206	422	Rectifier surge-protection resistance, calculation of (AN-3659)	206	381		
Lead-forming techniques (AN-4124)	206	424	Reed-relay thyristor gate control (AN-4537)	206	449		
Mounting (AN-4124)	206	426	Registers, COS/MOS MSI, design and application (ICAN-6166)	203	368		
Thermal-resistance considerations (AN-4124)	206	426	Reliability classes, MIL-M-38510	207	10		
Types of packages (AN-4124)	206	422	Reliability levels, MIL-S-19500	207	10		
P-N-P power transistors, selection charts	204	13-22	Resistance ladder networks (ICAN-6080)	203	342		
Popcorn noise (ICAN-6732)	202	79	Resistance networks for DAC's (ICAN-6080)	203	342		
Preamplifier, demodulator, integrated circuit (ICAN-6724)	202	349	Resistance, rectifier surge-protection calculation of (AN-3659)	206	381		
Premium- and ultra-high-reliability rf power transistors technical data	207	119-174	Resistor, pull-up (ICAN-6602)	203	446		
Prescaler, COS/MOS (ICAN-6716)	203	458					
Prescaling (ICAN-6716)	203	458					
Preset-channel memory, COS/MOS (ICAN-6716)	203	470					
Processor, digital (ICAN-6210)	203	394					
Product detector, integrated-circuit (ICAN-5022, 5036)	202	131, 152					
Program-switch ("N"-select) options (ICAN-6498)	203	420					
Proportional zero-voltage switching (AN-6096)	206	465					
Protection circuit COS/MOS gate-oxide (ICAN-6218)	203	403					
Pull-up resistor (ICAN-6602)	203	446					
Pulse applications, high-current (AN-3418)	206	359					
Pulse-width circuit, COS/MOS voltage-controlled (ICAN-6267)	203	413					
Push-pull inverter (AN-3616)	204	779					



# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
Shift register, static COS/MOS 64-stage (technical data), (File Nos. 569, 503)	203	158, 164	Static shift register, COS/MOS MSI, 8-stage (technical data), (File No. 575)	203	169
Silicon bidirectional diacs (technical data), (File No. 577)	206	350	Static shift register, COS/MOS, 64-stage (technical data), (File No. 569)	203	158
Silicon-controlled rectifiers and silicon rectifiers complement (technical data) (File Nos. 522, 354)	206	298-307	Stereo multiplex decoder, integrated-circuit (technical data), (File No. 502)	201	440
Silicon controlled rectifiers, high-current pulsed applications of (AN-3418)	206	359	Stereo preamplifier, integrated-circuit (technical data), (File Nos. 377, 387)	201	247, 432
Characteristics and ratings (AN-3418)	206	361	Stripline-package microwave power transistors (technical data), (File Nos. 543-546, 626-628, 640, 641, 657)	205	228-256, 261-274, 383-396, 401
Circuits (AN-3418)	206	359	Stripline power amplifier AN-3764	205	440
Design considerations for (AN-3418)	206	359	Stud-mounted rectifiers (technical data)	206	281-293, 318-580
Switching capability (AN-3418)	206	360	Surface leakage	207	16
Turn-on time (AN-3418)	206	359	Surge-protection resistance (rectifier), (AN-3659) calculation of (AN-3659)	200	301
Silicon controlled rectifiers, product matrix	206	18-21	Switching capability (SCR) (AN-3418)	206	360
Silicon controlled rectifiers (technical data)	206	138-250	Switching characteristic (of thyristors) (AN-4242)	206	430
Silicon rectifiers (technical data)	206	252-348	Switching circuits, on-off (AN-4537)	206	447
Silicon controlled rectifiers, fast turn-off (technical data), (File Nos. 408, 724)	206	238, 245	Switch, COS/MOS (ICAN-6080)	203	344
Silicon rectifiers, fast-recovery (technical data), (File Nos. 663-665, 726-729, 580)	206	318-348	Switching regulator (AN-3065, 3616)	204	765, 779
Silicon rectifiers, capacitive-load applications of (AN-3659)	206	380	Switching-regulator ballasts (AN-3065, 3616)	204	768, 783
Capacitor-input circuits (AN-3659)	206	380	Switching-regulator circuits components (AN-3616)	204	786
Limiting resistance (AN-3659)	206	381	Switching-regulator reactor element (AN-3616)	204	785
Rating curves (AN-3659)	206	385	Switching-regulator transistor (AN-3616)	204	786
Rectifier current (AN-3659)	206	382	Switching SCR's and diodes (AN-3780)	206	401
Silicon transistors for high-voltage application (AN-3065)	204	763	Switching transistors (technical data)	204	404-689
Silicon transistors, high-current, n-p-n, homotaxial II (technical data) (File Nos. 525, 526)	204	141-156	Switching transistor, rf power, planar (technical data, File Nos. 44, 56)	205	41, 48
Silicon transistors, high-voltage, n-p-n, homotaxial II (technical data), (File No. 528)	204	133	Symmetrical limiting, load impedance for (ICAN-5380)	202	312
Silicon transistors, medium-power (File Nos. 527, 529)	204	45, 69	Synchronous switching, zero-voltage (AN-6054)	206	458
Silicon triacs (technical data)	206	28-136	Synthesizer system, FM (ICAN-6716)	203	468
Single-sideband communications systems (AN-4591)	205	461	System gain (ICAN-5841)	202	330
Single-sideband rf power transistor (technical data), (File Nos. 268, 551, 484)	205	100, 333, 216			
"Slash" sheets	207	186	<b>T</b>		
Slewing rate (ICAN-5641)	202	57	Tapers, -volume-control (ICAN-5841)	202	331
Snubber networks AN-4745	206	451	Temperature-control circuits (AN-6141)	206	474
Basic circuit analysis AN-4745	206	453	Temperature controllers (ICAN-6182)	202	253
Design procedure AN-4745	206	454	Electric-heat application (ICAN-6182)	202	254
Solid-state ballasting circuits AN-3616	204	778	Integral-cycle (ICAN-6182)	202	256
Solid-state relay AN-6141	206	470	On-off (ICAN-6182)	202	253
Use of for power switching AN-6141	206	470	Temperature controllers (ICAN-6182)	206	487
Advantages of AN-6141	206	473	Integral-cycle (ICAN-6182)	206	490
Solid-state traffic flashes (ICAN-6182)	202	260	On-off type (ICAN-6182)	206	487
Solid-state traffic flashes (ICAN-6182)	206	494	Proportional type (ICAN-6182)	206	487
Sound carrier amplification (ICAN-6544)	202	333	Temperature, effect of on silicon transistors	207	15
Special-function sub-system, integrated-circuit (technical data), (File Nos. 331, 340)	201	466, 484	Temperature-sensing diode (File No. 484)	205	216
Speed controls, universal motors (AN-3697)	206	392	Television video if system, integrated-circuit (technical data, File No. 467)	201	525
Spurious noise sources (ICAN-6732)	202	85	Television chroma system integrated-circuit (technical data, File Nos. 466, 468)	201	533, 549
Spurious noise, suppression of (ICAN-6732)	202	85	Test circuits and connections and dimensional outlines for integrated circuits	207	536
Squelch control, COS/MOS (ICAN-6602)	203	445	Test set for safe-area measurements (AN-6145) Construction (AN-6145)	204	838
Stability, conditions for (ICAN-4072)	202	90		204	842
Staircase generator, linear (ICAN-5641)	202	60			



# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
Controls and connections (AN-6145)	204	842	Traffic-signal lamp control, triac:		
Operation (AN-6145)	204	842	Circuits (AN-4537)	206	446
Schematic diagram (AN-6145)	204	839	Surge current effects (AN-4537)	206	444
System design (AN-6145)	204	839	Triac operation (AN-4537)	206	444
System philosophy (AN-6145)	204	838	Transfer characteristic, differential amplifier		
Thermal considerations in thyristor mounting			(ICAN-5380)	202	312
(AN-3822)	206	410	Transformers, transmission-line (AN-4591)	205	465
Chassis mounted heat sinks (AN-3822)	206	413	Transient-free switch controller (AN-4537)	206	444
Heat sink configurations (AN-3822)	206	412	Transient voltages (AN-6141)	206	472
Heat-sink mounting (AN-3822)	206	412	Transistor array, integrated-circuit:		
Power dissipation and heat-sink area (AN-3822)	206	410	Circuit applications (ICAN-5296)	202	97
Thermal-cycling capability	207	17	Circuit description (ICAN-5296)	202	96
Effect of assembly methods on	207	17	Operating characteristics (ICAN-5296)	202	97
Effect of package materials on	207	19, 56	Technical data (File No. 338)	201	160
Thermal-cycling capability, quantitative			Transistor array, integrated-circuit high-current,		
measurement of (AN-6163)	207	58	n-p-n, display-driver applications of (ICAN-6733)	203	476
Application requirements (AN-6163)	207	58	Transistor arrays, integrated-circuit, quick		
Failure analysis (AN-6163)	207	58	selection chart	201	14
Practical testing (AN-6163)	207	59	Transistor arrays, integrated-circuit (technical		
Test conditions (AN-6163)	207	60	data)	201	118-254
Real-time controls (AN-6163)	207	62	Transistor power supplies, compact, 5-volt		
Test rack (AN-6163)	207	63	(AN-4509)	204	797
Thermal-cycling rating chart	207	18	Basic concept (AN-4509)	204	797
Thermal-cycling rating system			Circuit elements (AN-4509)	204	797
(AN-4612, 4783, 6163)	204	823, 831	Design example (AN-4509)	204	802
Rating chart (AN-4783)	204	831	Transistors, high-voltage, medium-power		
Test program (AN-4783)	204	831	silicon n-p-n (technical data, File No. 508)	204	278
Thermal-cycling rating system (AN-4612)	207	53	Transistors, high-voltage, high-power, silicon		
Analysis of thermal fatigue in power transistors			n-p-n (technical data, File Nos. 492, 509-513)	204	318-355
(AN-4612)	207	53	Transistor, rf power single-sideband		
Thermal-cycling rating chart (AN-4612)	207	53	(technical data, File Nos. 268, 551)	205	100, 333
Thermal fatigue	207	17	Transistors, high-power, silicon n-p-n types		
Thermal-fatigue background (AN-4783)	204	831	(technical data, File Nos. 524, 525)	204	102, 141
Thermal fatigue, power-transistor, analysis of			Transistors, medium-power, silicon n-p-n types		
(AN-4612)	204	823	(technical data, File Nos. 527, 529)	204	45, 69
Thermal-fatigue testing	207	19	Transistor structure intrinsic (AN-3755)	205	429
Thermal resistance, hot-spot (AN-4774, 6010)	205	472, 475	Transistors, voltage ratings, interpretation of		
Three-phase heater control (AN-6054)	206	458	(AN-6215)	204	856
Three-phase motor control (AN-6054)	206	461	Transistor-zener diode-diode array (technical		
Three-phase system, triac power control			data, File No. 533)	201	152
for:			Transmission of analog and digital signals		
Basic design rules (AN-6054)	206	456	(ICAN-6101)	203	360
Circuits (AN-6054)	206	461	Transmission-line reflections (ICAN-6176)	203	384
Inductive-load systems (AN-6054)	206	460	Transmission-line transformers (ICAN-4591)	205	465
Isolation of dc logic circuitry (AN-6054)	206	459	Transmitter, output (ICAN-6210)	203	399
Resistive-load systems (AN-6054)	206	459	Triac applications, circuit factors charts (AN-3551)	206	375
Trigger circuit (AN-6054)	206	456	Triac circuit, full-wave:		
Thyristor applications, circuit factors			AC (AN-3551)	206	376
charts (AN-3551)	206	375	DC (AN-3551)	206	377
Thyristor circuits, snubber networks for (AN-4745)	206	451	Triac construction (AN-6141)	206	470
Thyristor flasher (AN-4745)	206	451	Triac controls for three-phase, power systems		
Thyristor gate characteristics (AN-4242)	206	432	(AN-6054)	206	456
Thyristor power control (AN-4537)	206	449	Triac gate characteristics (AN-3697)	206	386
Thyristors, characteristics and applications			Triac product matrix	206	14-17
(AN-4242)	206	430	Triacs for use with IC zero-voltage switch		
Thyristors, gated, bidirectional (technical data)	206	28-250	(File No. 406)	206	47
Thyristors, rectifiers, and other diodes	206	1	Triacs, isolated-tab (technical data, File No. 540)	206	79
Thyristors, types of (AN-4242)	206	430	Triacs, 400-Hz types (technical data, File Nos. 441,		
Thyristor switching characteristics (AN-4242)	206	434	443, 487)	206	41, 99,
Thyristor voltage and temperature ratings (AN-4242)	206	431	114		
Thyristor voltage regulators, ac (AN-3886)	206	416	Triacs (technical data)	206	28-136
Timer, COS/MOS, battery-operated,			Triac voltage-current characteristic (AN-3697)	206	386
digital-display (ICAN-6733)	203	472	Triple-tuned interstage filter (ICAN-5380)	202	313
Tint-control amplifier, integrated-circuit			True/complement buffer, COS&MOS quad		
(ICAN-6724)	202	349	(technical data, File No. 572)	203	203
Traffic flasher, solid-state (ICAN-6182)	202	260			
(AN-4537, ICAN-6182)	206	448, 494			

# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
Tuned amplifier, integrated circuit (ICAN-5030)	202	142	Biasing (ICAN-5038)	202	158
Turn-on time definitions (SCR) (AN-3418)	206	359	Characteristics (ICAN-5038)	202	160
TV circuits (ICAN-6544, 6724)	202	333, 345	Circuit description (ICAN-5038)	202	158
TV receiver (ICAN-6544)	202	333	Common-mode rejection (ICAN-5038)	202	162
Two-transistor analogy (of SCR) (AN-4242)	206	430	Gain control (ICAN-5038)	202	162
			Harmonic distortion (ICAN-5038)	202	163
			Input and output impedance (ICAN-5038)	202	161
			Swing capability (ICAN-5038)	202	163
			Video amplifiers, integrated-circuit (ICAN-5296, 5338, 5015)	202	96, 186 40
<b>U</b>			Video and wide-band amplifier, integrated-circuit (technical data, File Nos. 243, 363, 122)	201	276, 282, 294
UHF amplifier, single-ended (AN-6010)	205	479	Video detection, linear (ICAN-6544)	202	333
UHF power generation (AN-3755)	205	424	Video detector, integrated-circuit (ICAN-6544)	202	336
Package considerations (AN-3755)	205	424	Video if amplification (ICAN-6544)	202	333
Pulsed operation of rf power trans. (AN-3755)	205	427	Voltage:		
Reliability considerations (AN-3755)	205	426	Base-to-emitter	207	15
RF performance criteria (AN-3755)	205	424	Collector-to-emitter saturation	207	15
Safe-area curves for rf power trans. (AN-3755)	205	427	Voltage breakdown, transistor (AN-6215)	204	856
UHF power transistors, broadband applications of (AN-6010)	205	475	Voltage and temperature ratings, triac (AN-6141)	206	472
Broadband amplifier chain (AN-6010)	205	483	Voltage-controlled oscillators (ICAN-6267)	203	413
Broadband circuit design approach (AN-6010)	205	477	Voltage-follower amplifier, COS/MOS (ICAN-6080)	203	344
Combined-transistor stage (AN-6010)	205	483	Voltage follower, integrated-circuit (ICAN-5213)	202	53
Gain equalizer (AN-6010)	205	481	Voltage ratings for transistors, interpretation of (AN-6215)	204	856
Single-ended amplifier (AN-6010)	205	479	Avalanche multiplication (AN-6215)	204	856
UHF power transistors, characteristics of (AN-6010)	205	475	Common-base avalanche breakdown (AN-6215)	204	856
Hot-spot thermal resistance (AN-6010)	205	475	Common-emitter avalanche breakdown (AN-6215)	204	857
Overdrive capability (AN-6010)	205	475	Effect of circuit conditions (AN-6215)	204	859
Pulsed operation (AN-6010)	205	475	Total alpha (AN-6215)	204	857
Ultor voltage (AN-3780)	206	400	Transistor operating regions (AN-6215)	204	860
Universal motors (AN-3469)	206	364	Voltage regulation (AN-4558)	204	807
Universal motor speed controls (AN-3469, 3697)	206	364, 400	Voltage regulators, ac (AN-3886)	206	416
			Voltage regulators, integrated-circuit (technical data, File No. 491)	201	375
			Voltage regulator, series type (AN-3065)	204	763
<b>V</b>			Volume-control circuit, conventional (ICAN-5841)	202	329
Variable-feedback volume-control circuits, (ICAN-5841)	202	329	Volume-control circuit, feedback type (ICAN-5814)	202	329
VCO, phase-locked (ICAN-6267)	203	413	Volume-control circuit, lossier type (ICAN-5841)	202	329
VERSAWATT transistors, Darlington (technical data, File Nos. 610, 693, 694)	204	538, 545 551	Volume controls, types of (ICAN-5841)	202	329
VERSAWATT transistors, epitaxial-base, silicon (technical data, File Nos. 676, 669, 671, 673, 678)	204	177, 193 201, 209 226	Volume-control tapers (ICAN-5841)	202	331
VERSAWATT transistors, high-current, silicon n-p-n (technical data, File Nos. 485, 668)	204	121, 129	<b>W</b>		
VERSAWATT transistors, homotaxial-base silicon n-p-n (technical data, File Nos. 322, 353, 485, 680)	204	61, 90 121, 83	Wideband multipurpose amplifier, integrated- circuit (ICAN-5338)	202	177
VERSAWATT transistors, silicon p-n-p, (technical data, File Nos. 667, 670, 672, 674, 678, 694)	204	189, 197, 205, 213, 226, 551	Applications (ICAN-5338)	202	186
VHF mixer, MOS-transistor (AN-3341)	202	362	Circuit description (ICAN-5338)	202	178
Design considerations (AN-3341)	202	362	Gain-frequency response (ICAN-5338)	202	180
Design example (AN-3341)	202	363	Limiting (ICAN-5338)	202	180, 185
Maximum available gain (AN-3341)	202	364	Noise performance (ICAN-5338)	202	185
Maximum usable gain (AN-3341)	202	364	Operating characteristics (ICAN-5338)	202	179
Video amplifier, integrated-circuit (ICAN-5038)	202	158	Wideband multipurpose power amplifiers, integrated circuit:		
Applications (ICAN-5038)	202	163	Applications (ICAN-5766)	202	194
			Circuit description and operation (ICAN-5766)	202	191
			Operating characteristics (ICAN-5766)	202	194
			Technical data (File No. 339)	201	268
			Wideband video and if amplifier, integrated-circuit:		
			Bias modes (ICAN-5977)	202	201
			Characteristics (ICAN-5977)	202	202

# Subject Index

	DATA- BOOK	Page Nos.		DATA- BOOK	Page Nos.
Circuit (ICAN-5977)	202	205	Interfacing techniques (ICAN-6182)	202	241
Circuit description (ICAN-5977)	202	199	Off-on sensing amplifier (ICAN-6182)	202	244
Construction techniques (ICAN-5977)	202	207	Operating-power options (ICAN-6182)	202	245
Ratings (ICAN-5977)	202	202	Proportional control (ICAN-6182)	202	247
Stability considerations (ICAN-5977)	202	206	Sensor isolation (ICAN-6182)	202	252
Technical data (File No. 363)	201	282	Temperature-controller application (ICAN-6182)	202	253
			Thyristor-triggering circuits (ICAN-6182)	202	243
			Zero-voltage switches, integrated circuit (AN-6054, ICAN-6182)	206	456, 475
			Application considerations (ICAN-6182)	206	479
			Characteristics (AN-6054, ICAN-6182)	206	456, 475
			Circuit operation (ICAN-6182)	206	475
			Effect of thyristor load (ICAN-6182)	206	483
			Functional description (ICAN-6182)	206	475
			Half-cycling effect (ICAN-6182)	206	480
			Hysteresis characteristics (ICAN-6182)	206	480
			Inductive load-switching (ICAN-6182)	206	483
			Interfacing techniques (ICAN-6182)	206	485
			Off-on sensing amplifier (ICAN-6182)	206	478
			Operating-power options (ICAN-6182)	206	479
			Proportional control (ICAN-6182)	206	481
			Sensor isolation (ICAN-6182)	206	486
			Temperature-controller application (ICAN-6182)	206	487
			Thyristor-triggering circuits (ICAN-6182)	206	477
			Zero-voltage switching (AN-4537)	206	446
			Zero-voltage switching, proportional (AN-6096)	206	465
			Zero-voltage switches, integrated-circuit (technical data, File No. 490)	201	333
			Zero-voltage switch, integrated-circuit (AN-6054)	206	456
			Zero-voltage synchronous switching (ICAN-6182)	202	266
			(AN-6054, ICAN-6182)	206	458, 500
<b>Y</b>					
Y parameters (ICAN-5022)	202	112			
<b>Z</b>					
Zero-voltage switches, integrated-circuit (ICAN-6182)	202	241			
Application considerations (ICAN-6182)	202	245			
Characteristics (technical data, File No. 490)	201	338			
Circuit operation (ICAN-6182)	202	241			
Effect of thyristor load (ICAN-6182)	202	249			
Functional description (ICAN-6182)	202	241			
Half-cycling effect (ICAN-6182)	202	246			
Hysteresis characteristics (ICAN-6182)	202	246			
Inductive-load switching (ICAN-6182)	202	249			



# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
1N248C	SSD-206	287	THC-500	6	RECT	1N5212	SSD-206	270	THC-500	245	RECT
1N249C	SSD-206	287	THC-500	6	RECT	1N5213	SSD-206	270	THC-500	245	RECT
1N250C	SSD-206	287	THC-500	6	RECT	1N5214	SSD-206	270	THC-500	245	RECT
1N440B	SSD-206	252	THC-500	5	RECT	1N5215	SSD-206	270	THC-500	245	RECT
1N441B	SSD-206	252	THC-500	5	RECT	1N5216	SSD-206	270	THC-500	245	RECT
1N442B	SSD-206	252	THC-500	5	RECT	1N5217	SSD-206	270	THC-500	245	RECT
1N443B	SSD-206	252	THC-500	5	RECT	1N5218	SSD-206	270	THC-500	245	RECT
1N444B	SSD-206	252	THC-500	5	RECT	1N5391	SSD-206	273	THC-500	478	RECT
1N445B	SSD-206	252	THC-500	5	RECT	1N5392	SSD-206	273	THC-500	478	RECT
1N536	SSD-206	255	THC-500	3	RECT	1N5393	SSD-206	273	THC-500	478	RECT
1N537	SSD-206	255	THC-500	3	RECT	1N5394	SSD-206	273	THC-500	478	RECT
1N538	SSD-206	255	THC-500	3	RECT	1N5395	SSD-206	273	THC-500	478	RECT
1N539	SSD-206	255	THC-500	3	RECT	1N5396	SSD-206	273	THC-500	478	RECT
1N540	SSD-206	255	THC-500	3	RECT	1N5397	SSD-206	273	THC-500	478	RECT
1N547	SSD-206	255	THC-500	3	RECT	1N5398	SSD-206	273	THC-500	478	RECT
1N1095	SSD-206	255	THC-500	3	RECT	1N5399	SSD-206	273	THC-500	478	RECT
1N1183A	SSD-206	291	THC-500	38	RECT	2N681	SSD-206	225	THC-500	96	SCR
1N1184A	SSD-206	291	THC-500	38	RECT	2N682	SSD-206	225	THC-500	96	SCR
1N1186A	SSD-206	291	THC-500	38	RECT	2N683	SSD-206	225	THC-500	96	SCR
1N1187A	SSD-206	291	THC-500	38	RECT	2N684	SSD-206	225	THC-500	96	SCR
1N1188A	SSD-206	291	THC-500	38	RECT	2N685	SSD-206	225	THC-500	96	SCR
1N1189A	SSD-206	291	THC-500	38	RECT	2N686	SSD-206	225	THC-500	96	SCR
1N1190A	SSD-206	291	THC-500	38	RECT	2N687	SSD-206	225	THC-500	96	SCR
1N1195A	SSD-206	287	THC-500	6	RECT	2N688	SSD-206	225	THC-500	96	SCR
1N1196A	SSD-206	287	THC-500	6	RECT	2N689	SSD-206	225	THC-500	96	SCR
1N1197A	SSD-206	287	THC-500	6	RECT	2N690	SSD-206	225	THC-500	96	SCR
1N1198A	SSD-206	287	THC-500	6	RECT	2N697	SSD-204	493	PTD-187	16	PWR
1N1199A	SSD-206	283	THC-500	20	RECT	2N699	SSD-204	495	PTD-187	22	PWR
1N1200A	SSD-206	283	THC-500	20	RECT	2N918	SSD-204	692	RFT-700	83	RF
1N1202A	SSD-206	283	THC-500	20	RECT	2N918	SSD-205	20	RFT-700	83	RF
1N1203A	SSD-206	283	THC-500	20	RECT	2N1491	SSD-205	24	RFT-700	10	RF
1N1204A	SSD-206	283	THC-500	20	RECT	2N1492	SSD-205	24	RFT-700	10	RF
1N1205A	SSD-206	283	THC-500	20	RECT	2N1493	SSD-205	24	RFT-700	10	RF
1N1206A	SSD-206	283	THC-500	20	RECT	2N1613	SSD-204	498	PTD-187	106	PWR
1N1341B	SSD-206	281	THC-500	58	RECT	2N1711	SSD-204	503	PTD-187	26	PWR
1N1342B	SSD-206	281	THC-500	58	RECT	2N1842A	SSD-206	234	THC-500	28	SCR
1N1344B	SSD-206	281	THC-500	58	RECT	2N1843A	SSD-206	234	THC-500	28	SCR
1N1345B	SSD-206	281	THC-500	58	RECT	2N1844A	SSD-206	234	THC-500	28	SCR
1N1346B	SSD-206	281	THC-500	58	RECT	2N1845A	SSD-206	234	THC-500	28	SCR
1N1347B	SSD-206	281	THC-500	58	RECT	2N1846A	SSD-206	234	THC-500	28	SCR
1N1348B	SSD-206	281	THC-500	58	RECT	2N1847A	SSD-206	234	THC-500	28	SCR
1N1763A	SSD-206	258	THC-500	89	RECT	2N1848A	SSD-206	234	THC-500	28	SCR
1N1764A	SSD-206	258	THC-500	89	RECT	2N1849A	SSD-206	234	THC-500	28	SCR
1N2858A	SSD-206	265	THC-500	91	RECT	2N1850A	SSD-206	234	THC-500	28	SCR
1N2859A	SSD-206	265	THC-500	91	RECT	2N1893	SSD-204	507	PTD-187	34	PWR
1N2860A	SSD-206	265	THC-500	91	RECT	2N2102	SSD-204	498	PTD-187	106	PWR
1N2861A	SSD-206	265	THC-500	91	RECT	2N2102	SSD-207	34	-	-	PWR
1N2862A	SSD-206	265	THC-500	91	RECT	2N2270	SSD-204	513	PTD-187	24	PWR
1N2863A	SSD-206	265	THC-500	91	RECT	2N2405	SSD-204	507	PTD-187	34	PWR
1N2864A	SSD-206	265	THC-500	91	RECT	2N2631	SSD-205	28	RFT-700	32	RF
1N3193	SSD-206	294	THC-500	41	RECT	2N2857	SSD-204	714	RFT-700	61	RF
1N3194	SSD-206	294	THC-500	41	RECT	2N2857	SSD-205	33	RFT-700	61	RF
1N3195	SSD-206	294	THC-500	41	RECT	2N2876	SSD-205	28	RFT-700	32	RF
1N3196	SSD-206	294	THC-500	41	RECT	2N2895	SSD-204	517	PTD-187	143	PWR
1N3253	SSD-206	294	THC-500	41	RECT	2N2896	SSD-204	517	PTD-187	143	PWR
1N3254	SSD-206	294	THC-500	41	RECT	2N2897	SSD-204	517	PTD-187	143	PWR
1N3255	SSD-206	294	THC-500	41	RECT	2N3053	SSD-204	404	PTD-187	432	PWR
1N3256	SSD-206	294	THC-500	41	RECT	2N3054	SSD-204	45	PTD-187	527	PWR
1N3563	SSD-206	294	THC-500	41	RECT	2N3054	SSD-207	34	-	-	PWR
1N3879	SSD-206	323	THC-500	726	RECT	2N3055	SSD-204	102	PTD-187	524	PWR
1N3880	SSD-206	323	THC-500	726	RECT	2N3118	SSD-205	37	RFT-700	42	RF
1N3881	SSD-206	323	THC-500	726	RECT	2N3119	SSD-205	41	RFT-700	44	RF
1N3882	SSD-206	323	THC-500	726	RECT	2N3228	SSD-206	144	THC-500	114	SCR
1N3883	SSD-206	323	THC-500	726	RECT	2N3229	SSD-205	45	RFT-700	50	RF
1N3889	SSD-206	331	THC-500	727	RECT	2N3262	SSD-205	48	RFT-700	56	RF
1N3890	SSD-206	331	THC-500	727	RECT	2N3263	SSD-204	475	PTD-187	54	PWR
1N3891	SSD-206	331	THC-500	727	RECT	2N3263	SSD-207	35	-	-	PWR
1N3892	SSD-206	331	THC-500	727	RECT	2N3264	SSD-204	475	PTD-187	54	PWR
1N3893	SSD-206	331	THC-500	727	RECT	2N3265	SSD-204	475	PTD-187	54	PWR
1N3899	SSD-206	339	THC-500	728	RECT	2N3266	SSD-204	475	PTD-187	54	PWR
1N3900	SSD-206	339	THC-500	728	RECT	2N3375	SSD-205	52	RFT-700	386	RF
1N3901	SSD-206	339	THC-500	728	RECT	2N3439	SSD-204	286	PTD-187	64	PWR
1N3902	SSD-206	339	THC-500	728	RECT	2N3440	SSD-204	286	PTD-187	64	PWR
1N3903	SSD-206	339	THC-500	728	RECT	2N3441	SSD-204	69	PTD-187	529	PWR
1N3909	SSD-206	342	THC-500	729	RECT	2N3442	SSD-204	133	PTD-187	528	PWR
1N3910	SSD-206	342	THC-500	729	RECT	2N3478	SSD-204	696	RFT-700	77	RF
1N3911	SSD-206	342	THC-500	729	RECT	2N3478	SSD-205	60	RFT-700	77	RF
1N3912	SSD-206	342	THC-500	729	RECT	2N3525	SSD-206	144	THC-500	114	SCR
1N3913	SSD-206	342	THC-500	729	RECT	2N3528	SSD-206	144	THC-500	114	SCR
1N5211	SSD-206	270	THC-500	245	RECT	2N3529	SSD-206	144	THC-500	114	SCR

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
2N3553	SSD-205	52	RFT-700	386	RF	2N5298	SSD-204	61	PTD-187	322	PWR
2N3583	SSD-204	304	PTD-187	138	PWR	2N5320	SSD-204	429	PTD-187	325	PWR
2N3584	SSD-204	304	PTD-187	138	PWR	2N5320	SSD-207	38	—	—	PWR
2N3585	SSD-204	304	PTD-187	138	PWR	2N5321	SSD-204	429	PTD-187	325	PWR
2N3600	SSD-204	692	RFT-700	83	RF	2N5322	SSD-204	429	PTD-187	325	PWR
2N3600	SSD-205	20	RFT-700	83	RF	2N5322	SSD-207	39	—	—	PWR
2N3632	SSD-205	52	RFT-700	386	RF	2N5323	SSD-204	429	PTD-187	325	PWR
2N3650	SSD-206	238	THC-500	408	SCR	2N5415	SSD-204	292	PTD-187	336	PWR
2N3651	SSD-206	238	THC-500	408	SCR	2N5416	SSD-204	292	PTD-187	336	PWR
2N3652	SSD-206	238	THC-500	408	SCR	2N5441	SSD-206	55	THC-500	593	TRI
2N3653	SSD-206	238	THC-500	408	SCR	2N5442	SSD-206	55	THC-500	593	TRI
2N3654	SSD-206	245	THC-500	724	SCR	2N5443	SSD-206	55	THC-500	593	TRI
2N3655	SSD-206	245	THC-500	724	SCR	2N5444	SSD-206	55	THC-500	593	TRI
2N3656	SSD-206	245	THC-500	724	SCR	2N5445	SSD-206	55	THC-500	593	TRI
2N3657	SSD-206	245	THC-500	724	SCR	2N5446	SSD-206	55	THC-500	593	TRI
2N3658	SSD-206	245	THC-500	724	SCR	2N5470	SSD-205	140	RFT-700	350	RF
2N3668	SSD-206	203	THC-500	116	SCR	2N5490	SSD-204	90	PTD-187	353	PWR
2N3669	SSD-206	203	THC-500	116	SCR	2N5491	SSD-204	90	PTD-187	353	PWR
2N3670	SSD-206	203	THC-500	116	SCR	2N5492	SSD-204	90	PTD-187	353	PWR
2N3733	SSD-205	64	RFT-700	72	RF	2N5493	SSD-204	90	PTD-187	353	PWR
2N3771	SSD-204	141	PTD-187	525	PWR	2N5494	SSD-204	90	PTD-187	353	PWR
2N3772	SSD-204	141	PTD-187	525	PWR	2N5495	SSD-204	90	PTD-187	353	PWR
2N3773	SSD-204	149	PTD-187	526	PWR	2N5496	SSD-204	90	PTD-187	353	PWR
2N3773	SSD-207	36	—	—	PWR	2N5497	SSD-204	90	PTD-187	353	PWR
2N3839	SSD-204	718	RFT-700	229	RF	2N5567	SSD-206	92	THC-500	457	TRI
2N3839	SSD-205	69	RFT-700	229	RF	2N5568	SSD-206	92	THC-500	457	TRI
2N3866	SSD-205	73	RFT-700	80	RF	2N5569	SSD-206	92	THC-500	457	TRI
2N3870	SSD-206	218	THC-500	578	SCR	2N5570	SSD-206	92	THC-500	457	TRI
2N3871	SSD-206	218	THC-500	578	SCR	2N5571	SSD-206	85	THC-500	458	TRI
2N3872	SSD-206	218	THC-500	578	SCR	2N5572	SSD-206	85	THC-500	458	TRI
2N3873	SSD-206	218	THC-500	578	SCR	2N5573	SSD-206	85	THC-500	458	TRI
2N3878	SSD-204	443	PTD-187	299	PWR	2N5574	SSD-206	85	THC-500	458	TRI
2N3879	SSD-204	443	PTD-187	299	PWR	2N5575	SSD-204	162	PTD-187	359	PWR
2N3879	SSD-207	36	—	—	PWR	2N5578	SSD-204	162	PTD-187	359	PWR
2N3896	SSD-206	218	THC-500	578	SCR	2N5578	SSD-207	39	—	—	PWR
2N3897	SSD-206	218	THC-500	578	SCR	2N5671	SSD-204	481	PTD-187	383	PWR
2N3898	SSD-206	218	THC-500	578	SCR	2N5672	SSD-204	481	PTD-187	383	PWR
2N3899	SSD-206	218	THC-500	578	SCR	2N5754	SSD-206	28	THC-500	414	TRI
2N4012	SSD-205	77	RFT-700	90	RF	2N5755	SSD-206	28	THC-500	414	TRI
2N4036	SSD-204	410	PTD-187	216	PWR	2N5756	SSD-206	28	THC-500	414	TRI
2N4036	SSD-207	37	—	—	PWR	2N5757	SSD-206	28	THC-500	414	TRI
2N4037	SSD-204	410	PTD-187	216	PWR	2N5781	SSD-204	34	PTD-187	413	PWR
2N4063	SSD-204	286	PTD-187	64	PWR	2N5781	SSD-207	40	—	—	PWR
2N4064	SSD-204	286	PTD-187	64	PWR	2N5782	SSD-204	34	PTD-187	413	PWR
2N4101	SSD-206	144	THC-500	114	SCR	2N5783	SSD-204	34	PTD-187	413	PWR
2N4102	SSD-206	144	THC-500	114	SCR	2N5784	SSD-204	34	PTD-187	413	PWR
2N4103	SSD-206	203	THC-500	116	SCR	2N5784	SSD-207	40	—	—	PWR
2N4240	SSD-204	304	PTD-187	135	PWR	2N5785	SSD-204	34	PTD-187	413	PWR
2N4314	SSD-204	410	PTD-187	216	PWR	2N5786	SSD-204	34	PTD-187	413	PWR
2N4347	SSD-204	133	PTD-187	528	PWR	2N5804	SSD-204	379	PTD-187	407	PWR
2N4348	SSD-204	149	PTD-187	526	PWR	2N5805	SSD-204	379	PTD-187	407	PWR
2N4427	SSD-205	81	RFT-700	228	RF	2N5838	SSD-204	356	PTD-187	410	PWR
2N4440	SSD-205	87	RFT-700	217	RF	2N5839	SSD-204	356	PTD-187	410	PWR
2N4932	SSD-205	92	RFT-700	249	RF	2N5840	SSD-204	356	PTD-187	410	PWR
2N4933	SSD-205	92	RFT-700	249	RF	2N5913	SSD-205	146	RFT-700	423	RF
2N5016	SSD-205	96	RFT-700	255	RF	2N5914	SSD-205	152	RFT-700	424	RF
2N5038	SSD-204	461	PTD-187	698	PWR	2N5915	SSD-205	152	RFT-700	424	RF
2N5039	SSD-204	461	PTD-187	698	PWR	2N5916	SSD-205	158	RFT-700	425	RF
2N5070	SSD-205	100	RFT-700	268	RF	2N5917	SSD-205	158	RFT-700	425	RF
2N5071	SSD-205	105	RFT-700	269	RF	2N5918	SSD-205	164	RFT-700	448	RF
2N5090	SSD-205	109	RFT-700	270	RF	2N5919A	SSD-205	169	RFT-700	505	RF
2N5102	SSD-205	113	RFT-700	279	RF	2N5920	SSD-205	175	RFT-700	440	RF
2N5109	SSD-204	722	RFT-700	281	RF	2N5921	SSD-205	181	RFT-700	427	RF
2N5109	SSD-205	118	RFT-700	281	RF	2N5954	SSD-204	170	PTD-187	675	PWR
2N5179	SSD-204	700	RFT-700	288	RF	2N5954	SSD-207	41	—	—	PWR
2N5179	SSD-205	124	RFT-700	288	RF	2N5955	SSD-204	170	PTD-187	675	PWR
2N5180	SSD-205	130	RFT-700	289	RF	2N5956	SSD-204	170	PTD-187	675	PWR
2N5189	SSD-204	418	PTD-187	296	PWR	2N5992	SSD-205	189	RFT-700	451	RF
2N5202	SSD-204	443	PTD-187	299	PWR	2N5993	SSD-205	194	RFT-700	452	RF
2N5239	SSD-204	373	PTD-187	321	PWR	2N5994	SSD-205	199	RFT-700	453	RF
2N5240	SSD-204	373	PTD-187	321	PWR	2N5995	SSD-205	205	RFT-700	454	RF
2N5240	SSD-207	37	—	—	PWR	2N5996	SSD-205	210	RFT-700	455	RF
2N5262	SSD-204	423	PTD-187	313	RF	2N6032	SSD-204	487	PTD-187	462	PWR
2N5262	SSD-205	134	PTD-187	313	RF	2N6033	SSD-204	487	PTD-187	462	PWR
2N5262	SSD-207	38	—	—	RF	2N6033	SSD-207	41	—	—	PWR
2N5293	SSD-204	61	PTD-187	322	PWR	2N6055	SSD-204	527	PTD-187	563	PWR
2N5294	SSD-204	61	PTD-187	322	PWR	2N6056	SSD-204	527	PTD-187	563	PWR
2N5295	SSD-204	61	PTD-187	322	PWR	2N6056	SSD-207	42	—	—	PWR
2N5296	SSD-204	61	PTD-187	322	PWR	2N6077	SSD-204	318	PTD-187	492	PWR
2N5297	SSD-204	61	PTD-187	322	PWR	2N6078	SSD-204	318	PTD-187	492	PWR

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
2N6079	SSD-204	318	PTD-187	492	PWR	2N6472	SSD-204	217	PTD-187	677	PWR
2N6079	SSD-207	42	—	—	PWR	2N6473	SSD-204	177	PTD-187	676	PWR
2N6093	SSD-205	216	RFT-700	484	RF	2N6474	SSD-204	177	PTD-187	676	PWR
2N6098	SSD-204	121	PTD-187	485	PWR	2N6475	SSD-204	177	PTD-187	676	PWR
2N6099	SSD-204	121	PTD-187	485	PWR	2N6476	SSD-204	177	PTD-187	676	PWR
2N6100	SSD-204	121	PTD-187	485	PWR	2N6477	SSD-204	83	PTD-187	680	PWR
2N6101	SSD-204	121	PTD-187	485	PWR	2N6478	SSD-204	83	PTD-187	680	PWR
2N6102	SSD-204	121	PTD-187	485	PWR	2N6479	SSD-204	454	PTD-187	702	PWR
2N6103	SSD-204	121	PTD-187	485	PWR	2N6479	SSD-207	45	—	—	PWR
2N6104	SSD-205	221	RFT-700	504	RF	2N6480	SSD-204	454	PTD-187	702	PWR
2N6105	SSD-205	221	RFT-700	504	RF	2N6480	SSD-207	45	—	—	PWR
2N6106	SSD-204	177	PTD-187	676	PWR	2N6481	SSD-204	454	PTD-187	702	PWR
2N6107	SSD-204	177	PTD-187	676	PWR	2N6481	SSD-207	45	—	—	PWR
2N6108	SSD-204	177	PTD-187	676	PWR	2N6482	SSD-204	454	PTD-187	702	PWR
2N6109	SSD-204	177	PTD-187	676	PWR	2N6482	SSD-207	45	—	—	PWR
2N6110	SSD-204	177	PTD-187	676	PWR	2N6486	SSD-204	226	PTD-187	678	PWR
2N6111	SSD-204	177	PTD-187	676	PWR	2N6487	SSD-204	226	PTD-187	678	PWR
2N6175	SSD-204	278	PTD-187	508	PWR	2N6488	SSD-204	226	PTD-187	678	PWR
2N6176	SSD-204	278	PTD-187	508	PWR	2N6489	SSD-204	226	PTD-187	678	PWR
2N6177	SSD-204	278	PTD-187	508	PWR	2N6490	SSD-204	226	PTD-187	678	PWR
2N6178	SSD-204	435	PTD-187	562	PWR	2N6491	SSD-204	226	PTD-187	678	PWR
2N6179	SSD-204	435	PTD-187	562	PWR	2N6496	SSD-204	461	PTD-187	698	PWR
2N6180	SSD-204	435	PTD-187	562	PWR	3N128	SSD-201	634	MOS-160	309	MOS/FET
2N6181	SSD-204	435	PTD-187	562	PWR	3N138	SSD-201	639	MOS-160	283	MOS/FET
2N6211	SSD-204	312	PTD-187	507	PWR	3N139	SSD-201	643	MOS-160	284	MOS/FET
2N6212	SSD-204	312	PTD-187	507	PWR	3N140	SSD-201	667	MOS-160	285	MOS/FET
2N6213	SSD-204	312	PTD-187	507	PWR	3N141	SSD-201	667	MOS-160	285	MOS/FET
2N6214	SSD-204	312	PTD-187	507	PWR	3N142	SSD-201	648	MOS-160	286	MOS/FET
2N6246	SSD-204	217	PTD-187	677	PWR	3N143	SSD-201	634	MOS-160	309	MOS/FET
2N6247	SSD-204	217	PTD-187	677	PWR	3N152	SSD-201	654	MOS-160	314	MOS/FET
2N6248	SSD-204	217	PTD-187	677	PWR	3N153	SSD-201	659	MOS-160	320	MOS/FET
2N6248	SSD-207	43	—	—	PWR	3N154	SSD-201	662	MOS-160	335	MOS/FET
2N6249	SSD-204	385	PTD-187	523	PWR	3N159	SSD-201	675	MOS-160	326	MOS/FET
2N6250	SSD-204	385	PTD-187	523	PWR	3N187	SSD-201	690	MOS-160	436	MOS/FET
2N6251	SSD-204	385	PTD-187	523	PWR	3N200	SSD-201	698	MOS-160	437	MOS/FET
2N6251	SSD-207	43	—	—	PWR	40080	SSD-205	275	RFT-700	301	RF
2N6253	SSD-204	102	PTD-187	524	PWR	40081	SSD-205	275	RFT-700	301	RF
2N6254	SSD-204	102	PTD-187	524	PWR	40082	SSD-205	275	RFT-700	301	RF
2N6257	SSD-204	141	PTD-187	525	PWR	40279	SSD-207	119	RFT-700	46	RF
2N6258	SSD-204	141	PTD-187	525	PWR	40280	SSD-205	279	RFT-700	68	RF
2N6259	SSD-204	149	PTD-187	526	PWR	40281	SSD-205	279	RFT-700	68	RF
2N6260	SSD-204	45	PTD-187	527	PWR	40282	SSD-205	279	RFT-700	68	RF
2N6261	SSD-204	45	PTD-187	527	PWR	40290	SSD-205	283	RFT-700	70	RF
2N6262	SSD-204	133	PTD-187	528	PWR	40291	SSD-205	283	RFT-700	70	RF
2N6263	SSD-204	69	PTD-187	529	PWR	40292	SSD-205	283	RFT-700	70	RF
2N6264	SSD-204	69	PTD-187	529	PWR	40294	SSD-207	123	RFT-700	202	RF
2N6265	SSD-205	228	RFT-700	543	RF	40296	SSD-207	130	RFT-700	603	RF
2N6266	SSD-205	234	RFT-700	544	RF	40305	SSD-207	137	RFT-700	144	RF
2N6267	SSD-205	240	RFT-700	545	RF	40306	SSD-207	137	RFT-700	144	RF
2N6268	SSD-205	246	RFT-700	546	RF	40307	SSD-207	137	RFT-700	144	RF
2N6269	SSD-205	246	RFT-700	546	RF	40309	SSD-204	655	PTD-187	78	PWR
2N6288	SSD-204	177	PTD-187	676	PWR	40310	SSD-204	655	PTD-187	78	PWR
2N6289	SSD-204	177	PTD-187	676	PWR	40311	SSD-204	655	PTD-187	78	PWR
2N6290	SSD-204	177	PTD-187	676	PWR	40312	SSD-204	655	PTD-187	78	PWR
2N6291	SSD-204	177	PTD-187	676	PWR	40313	SSD-204	655	PTD-187	78	PWR
2N6292	SSD-204	177	PTD-187	676	PWR	40314	SSD-204	655	PTD-187	78	PWR
2N6293	SSD-204	177	PTD-187	676	PWR	40315	SSD-204	655	PTD-187	78	PWR
2N6354	SSD-204	149	PTD-187	582	PWR	40316	SSD-204	655	PTD-187	78	PWR
2N6371	SSD-204	97	PTD-187	607	PWR	40317	SSD-204	655	PTD-187	78	PWR
2N6372	SSD-204	170	PTD-187	675	PWR	40318	SSD-204	655	PTD-187	78	PWR
2N6373	SSD-204	170	PTD-187	675	PWR	40319	SSD-204	655	PTD-187	78	PWR
2N6374	SSD-204	170	PTD-187	675	PWR	40320	SSD-204	655	PTD-187	78	PWR
2N6383	SSD-204	532	PTD-187	609	PWR	40321	SSD-204	655	PTD-187	78	PWR
2N6384	SSD-204	532	PTD-187	609	PWR	40322	SSD-204	655	PTD-187	78	PWR
2N6385	SSD-204	532	PTD-187	609	PWR	40323	SSD-204	655	PTD-187	78	PWR
2N6385	SSD-207	44	—	—	PWR	40324	SSD-204	655	PTD-187	78	PWR
2N6386	SSD-204	538	PTD-187	610	PWR	40325	SSD-204	655	PTD-187	78	PWR
2N6387	SSD-204	538	PTD-187	610	PWR	40326	SSD-204	655	PTD-187	78	PWR
2N6388	SSD-204	538	PTD-187	610	PWR	40327	SSD-204	655	PTD-187	78	PWR
2N6389	SSD-204	732	RFT-700	617	RF	40328	SSD-204	655	PTD-187	78	PWR
2N6389	SSD-205	257	RFT-700	617	RF	40340	SSD-205	287	RFT-700	74	RF
2N6390	SSD-205	261	RFT-700	626	RF	40341	SSD-205	287	RFT-700	74	RF
2N6391	SSD-205	265	RFT-700	627	RF	40346	SSD-204	393	PTD-187	211	PWR
2N6392	SSD-205	270	RFT-700	628	RF	40346V1	SSD-204	393	PTD-187	211	PWR
2N6393	SSD-205	270	RFT-700	628	RF	40346V2	SSD-204	393	PTD-187	211	PWR
2N6467	SSD-204	170	PTD-187	675	PWR	40347	SSD-204	26	PTD-187	88	PWR
2N6468	SSD-204	170	PTD-187	675	PWR	40347V1	SSD-204	26	PTD-187	88	PWR
2N6469	SSD-204	217	PTD-187	677	PWR	40347V2	SSD-204	26	PTD-187	88	PWR
2N6470	SSD-204	217	PTD-187	677	PWR	40348	SSD-204	26	PTD-187	88	PWR
2N6471	SSD-204	217	PTD-187	677	PWR	40348V1	SSD-204	26	PTD-187	88	PWR

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
40348V2	SSD-204	26	PTD-187	88	PWR	40819	SSD-201	704	MOS-160	463	MOS/FET
40349	SSD-204	26	PTD-187	88	PWR	40820	SSD-201	724	MOS-160	464	MOS/FET
40349V1	SSD-204	26	PTD-187	88	PWR	40821	SSD-201	724	MOS-160	464	MOS/FET
40349V2	SSD-204	26	PTD-187	88	PWR	40822	SSD-201	732	MOS-160	465	MOS/FET
40360	SSD-204	655	PTD-187	78	PWR	40823	SSD-201	732	MOS-160	465	MOS/FET
40361	SSD-204	655	PTD-187	78	PWR	40829	SSD-204	170	PTD-187	675	PWR
40362	SSD-204	655	PTD-187	78	PWR	40830	SSD-204	170	PTD-187	675	PWR
40363	SSD-204	655	PTD-187	78	PWR	40831	SSD-204	170	PTD-187	675	PWR
40364	SSD-204	655	PTD-187	78	PWR	40836	SSD-205	298	RFT-700	497	RF
40366	SSD-204	397	PTD-187	215	PWR	40837	SSD-205	298	RFT-700	497	RF
40367	SSD-204	397	PTD-187	215	PWR	40841	SSD-201	739	MOS-160	489	MOS/FET
40368	SSD-204	397	PTD-187	215	PWR	40850	SSD-204	368	PTD-187	498	PWR
40369	SSD-204	397	PTD-187	215	PWR	40851	SSD-204	368	PTD-187	498	PWR
40372	SSD-204	45	PTD-187	527	PWR	40852	SSD-204	368	PTD-187	498	PWR
40373	SSD-204	69	PTD-187	529	PWR	40853	SSD-204	368	PTD-187	498	PWR
40374	SSD-204	304	PTD-187	128	PWR	40854	SSD-204	368	PTD-187	498	PWR
40375	SSD-204	443	PTD-187	299	PWR	40871	SSD-204	685	PTD-187	699	PWR
40385	SSD-204	397	PTD-187	215	PWR	40872	SSD-204	685	PTD-187	699	PWR
40389	SSD-204	404	PTD-187	432	PWR	40873	SSD-204	685	PTD-187	699	PWR
40390	SSD-204	286	PTD-187	64	PWR	40874	SSD-204	685	PTD-187	699	PWR
40391	SSD-204	410	PTD-187	216	PWR	40875	SSD-204	685	PTD-187	699	PWR
40392	SSD-204	404	PTD-187	432	PWR	40876	SSD-204	685	PTD-187	699	PWR
40394	SSD-204	410	PTD-187	216	PWR	40885	SSD-204	278	PTD-187	508	PWR
40406	SSD-204	661	PTD-187	219	PWR	40886	SSD-204	278	PTD-187	508	PWR
40407	SSD-204	661	PTD-187	219	PWR	40887	SSD-204	278	PTD-187	508	PWR
40408	SSD-204	661	PTD-187	219	PWR	40893	SSD-205	304	RFT-700	514	RF
40409	SSD-204	661	PTD-187	219	PWR	40894	SSD-204	706	RFT-700	548	RF
40410	SSD-204	661	PTD-187	219	PWR	40894	SSD-205	309	RFT-700	548	RF
40411	SSD-204	661	PTD-187	219	PWR	40895	SSD-204	706	RFT-700	548	RF
40412	SSD-204	393	PTD-187	211	PWR	40895	SSD-205	309	RFT-700	548	RF
40412V1	SSD-204	393	PTD-187	211	PWR	40896	SSD-204	706	RFT-700	548	RF
40412V2	SSD-204	393	PTD-187	211	PWR	40896	SSD-205	309	RFT-700	548	RF
40414	SSD-207	142	RFT-700	259	RF	40897	SSD-204	706	RFT-700	548	RF
40446	SSD-205	275	RFT-700	301	RF	40897	SSD-205	309	RFT-700	548	RF
40467A	SSD-201	681	MOS-160	324	MOS/FET	40898	SSD-205	313	RFT-700	538	RF
40468A	SSD-201	686	MOS-160	323	MOS/FET	40899	SSD-205	313	RFT-700	538	RF
40537	SSD-204	668	PTD-187	320	PWR	40909	SSD-205	321	RFT-700	547	RF
40538	SSD-204	668	PTD-187	320	PWR	40910	SSD-204	45	PTD-187	527	PWR
40539	SSD-204	671	PTD-187	303	PWR	40911	SSD-204	45	PTD-187	527	PWR
40542	SSD-204	675	PTD-187	304	PWR	40912	SSD-204	69	PTD-187	529	PWR
40543	SSD-204	675	PTD-187	304	PWR	40913	SSD-204	69	PTD-187	529	PWR
40544	SSD-204	671	PTD-187	303	PWR	40915	SSD-204	710	RFT-700	574	RF
40559A	SSD-201	686	MOS-160	323	MOS/FET	40915	SSD-205	325	RFT-700	574	RF
40577	SSD-207	148	RFT-700	297	RF	40934	SSD-205	329	RFT-700	550	RF
40578	SSD-207	155	RFT-700	298	RF	40936	SSD-205	333	RFT-700	551	RF
40581	SSD-205	275	RFT-700	301	RF	40940	SSD-205	337	RFT-700	553	RF
40582	SSD-205	275	RFT-700	301	RF	40941	SSD-205	342	RFT-700	554	RF
40594	SSD-204	681	PTD-187	358	PWR	40953	SSD-205	346	RFT-700	579	RF
40595	SSD-204	681	PTD-187	358	PWR	40954	SSD-205	346	RFT-700	579	RF
40600	SSD-201	712	MOS-160	333	MOS/FET	40955	SSD-205	346	RFT-700	579	RF
40601	SSD-201	712	MOS-160	333	MOS/FET	40964	SSD-205	351	RFT-700	581	RF
40602	SSD-201	712	MOS-160	333	MOS/FET	40965	SSD-205	351	RFT-700	581	RF
40603	SSD-201	720	MOS-160	334	MOS/FET	40967	SSD-205	355	RFT-700	596	RF
40604	SSD-201	720	MOS-160	334	MOS/FET	40968	SSD-205	355	RFT-700	596	RF
40605	SSD-207	161	RFT-700	389	RF	40970	SSD-205	359	RFT-700	656	RF
40606	SSD-207	168	RFT-700	600	RF	40971	SSD-205	359	RFT-700	656	RF
40608	SSD-204	728	RFT-700	356	RF	40972	SSD-205	365	RFT-700	597	RF
40608	SSD-205	291	RFT-700	356	RF	40973	SSD-205	365	RFT-700	597	RF
40611	SSD-204	681	PTD-187	358	PWR	40974	SSD-205	365	RFT-700	597	RF
40613	SSD-204	681	PTD-187	358	PWR	40975	SSD-205	369	RFT-700	606	RF
40616	SSD-204	681	PTD-187	358	PWR	40976	SSD-205	369	RFT-700	606	RF
40618	SSD-204	681	PTD-187	358	PWR	40977	SSD-205	369	RFT-700	606	RF
40621	SSD-204	681	PTD-187	358	PWR	41008	SSD-205	373	RFT-700	616	RF
40622	SSD-204	681	PTD-187	358	PWR	41008A	SSD-205	373	RFT-700	616	RF
40624	SSD-204	681	PTD-187	358	PWR	41009	SSD-205	373	RFT-700	616	RF
40625	SSD-204	681	PTD-187	358	PWR	41009A	SSD-205	373	RFT-700	616	RF
40627	SSD-204	681	PTD-187	358	PWR	41010	SSD-205	373	RFT-700	616	RF
40628	SSD-204	681	PTD-187	358	PWR	41024	SSD-205	379	RFT-700	658	RF
40629	SSD-204	681	PTD-187	358	PWR	41025	SSD-205	383	RFT-700	641	RF
40630	SSD-204	681	PTD-187	358	PWR	41026	SSD-205	383	RFT-700	641	RF
40631	SSD-204	681	PTD-187	358	PWR	41027	SSD-205	390	RFT-700	640	RF
40632	SSD-204	681	PTD-187	358	PWR	41028	SSD-205	390	RFT-700	640	RF
40633	SSD-204	681	PTD-187	358	PWR	41038	SSD-205	397	RFT-700	679	RF
40634	SSD-204	681	PTD-187	358	PWR	41508	SSD-204	157	PTD-187	622	PWR
40635	SSD-204	681	PTD-187	358	PWR	45190	SSD-204	273	PTD-187	559	PWR
40636	SSD-204	681	PTD-187	358	PWR	45191	SSD-204	273	PTD-187	559	PWR
40637A	SSD-205	295	RFT-700	655	RF	45192	SSD-204	273	PTD-187	559	PWR
40665	SSD-205	52	RFT-700	386	RF	45193	SSD-204	273	PTD-187	559	PWR
40666	SSD-205	52	RFT-700	386	RF	45194	SSD-204	273	PTD-187	559	PWR
40673	SSD-201	745	MOS-160	381	MOS/FET	45195	SSD-204	273	PTD-187	559	PWR



# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
BD142	SSD-204	110	—	701	PWR	CA1541H	SSD-201	590	CDL-820	516	LIC
BD181	SSD-204	115	—	700	PWR	CA1558/1-4	SSD-207	188	CDL-820	718	LIC
BD182	SSD-204	115	—	700	PWR	CA1558S	SSD-201	74	CDL-820	531	LIC
BD183	SSD-204	115	—	700	PWR	CA1558T	SSD-201	74	CDL-820	531	LIC
BD239	SSD-204	193	—	669	PWR	CA2111AE	SSD-201	520	CDL-820	612	LIC
BD239A	SSD-204	193	—	669	PWR	CA2111AQ	SSD-201	520	CDL-820	612	LIC
BD239B	SSD-204	193	—	669	PWR	CA3000	SSD-201	288	CDL-820	121	LIC
BD239C	SSD-204	193	—	669	PWR	CA3000/1-4	SSD-207	196	—	705	LIC
BD240	SSD-204	197	—	670	PWR	CA3000H	SSD-201	590	CDL-820	516	LIC
BD240A	SSD-204	197	—	670	PWR	CA3001	SSD-201	294	CDL-820	122	LIC
BD240B	SSD-204	197	—	670	PWR	CA3001/1-4	SSD-207	203	—	714	LIC
BD240C	SSD-204	197	—	670	PWR	CA3001H	SSD-201	590	CDL-820	516	LIC
BD241	SSD-204	201	—	671	PWR	CA3002	SSD-201	256	CDL-820	123	LIC
BD241A	SSD-204	201	—	671	PWR	CA3002/1-4	SSD-207	210	—	713	LIC
BD241B	SSD-204	201	—	671	PWR	CA3002H	SSD-201	590	CDL-820	516	LIC
BD241C	SSD-204	201	—	671	PWR	CA3004	SSD-201	300	CDL-820	124	LIC
BD242	SSD-204	205	—	672	PWR	CA3004/1-4	SSD-207	216	—	712	LIC
BD242A	SSD-204	205	—	672	PWR	CA3005	SSD-201	306	CDL-820	125	LIC
BD242B	SSD-204	205	—	672	PWR	CA3005H	SSD-201	590	CDL-820	516	LIC
BD242C	SSD-204	205	—	672	PWR	CA3006	SSD-201	306	CDL-820	125	LIC
BD243	SSD-204	209	—	673	PWR	CA3007	SSD-201	313	CDL-820	126	LIC
BD243A	SSD-204	209	—	673	PWR	CA3008	SSD-201	80	CDL-820	316	LIC
BD243B	SSD-204	209	—	673	PWR	CA3008A	SSD-201	89	CDL-820	310	LIC
BD243C	SSD-204	209	—	673	PWR	CA3010	SSD-201	80	CDL-820	316	LIC
BD244	SSD-204	213	—	674	PWR	CA3010A	SSD-201	89	CDL-820	310	LIC
BD244A	SSD-204	213	—	674	PWR	CA3011	SSD-201	262	CDL-820	128	LIC
BD244B	SSD-204	213	—	674	PWR	CA3012	SSD-201	262	CDL-820	128	LIC
BD244C	SSD-204	213	—	674	PWR	CA3012H	SSD-201	590	CDL-820	516	LIC
BD277	SSD-204	189	—	667	PWR	CA3013	SSD-201	471	CDL-820	129	LIC
BD278	SSD-204	129	—	668	PWR	CA3014	SSD-201	471	CDL-820	129	LIC
BDX33	SSD-204	545	—	693	PWR	CA3015	SSD-201	80	CDL-820	316	LIC
BDX33A	SSD-204	545	—	693	PWR	CA3015A	SSD-201	89	CDL-820	310	LIC
BDX33B	SSD-204	545	—	693	PWR	CA3015A/1-4	SSD-207	222	—	715	LIC
BDX33C	SSD-204	545	—	693	PWR	CA3015H	SSD-201	590	CDL-820	516	LIC
BDX34	SSD-204	551	—	694	PWR	CA3015L	SSD-201	605	CDL-820	515	LIC
BDX34A	SSD-204	551	—	694	PWR	CA3016	SSD-201	80	CDL-820	316	LIC
BDX34B	SSD-204	551	—	694	PWR	CA3016A	SSD-201	89	CDL-820	310	LIC
BDX34C	SSD-204	551	—	694	PWR	CA3018	SSD-201	160	CDL-820	338	LIC
BFT19	SSD-204	298	—	683	PWR	CA3018A	SSD-201	160	CDL-820	338	LIC
BFT19A	SSD-204	298	—	683	PWR	CA3018H	SSD-201	590	CDL-820	516	LIC
BFT19B	SSD-204	298	—	683	PWR	CA3018L	SSD-201	605	CDL-820	515	LIC
BU106	SSD-204	363	—	716	PWR	CA3019	SSD-201	118	CDL-820	236	LIC
CA108AS	SSD-201	105	CDL-820	621	LIC	CA3019/1-4	SSD-207	229	—	722	LIC
CA108AT	SSD-201	105	CDL-820	621	LIC	CA3019H	SSD-201	590	CDL-820	516	LIC
CA108S	SSD-201	105	CDL-820	621	LIC	CA3020	SSD-201	268	CDL-820	339	LIC
CA108T	SSD-201	105	CDL-820	621	LIC	CA3020A	SSD-201	268	CDL-820	339	LIC
CA208AS	SSD-201	105	CDL-820	621	LIC	CA3020H	SSD-201	590	CDL-820	516	LIC
CA208AT	SSD-201	105	CDL-820	621	LIC	CA3021	SSD-201	276	CDL-820	243	LIC
CA208S	SSD-201	105	CDL-820	621	LIC	CA3022	SSD-201	276	CDL-820	243	LIC
CA208T	SSD-201	105	CDL-820	621	LIC	CA3023	SSD-201	276	CDL-820	243	LIC
CA308AS	SSD-201	105	CDL-820	621	LIC	CA3023H	SSD-201	590	CDL-820	516	LIC
CA308AT	SSD-201	105	CDL-820	621	LIC	CA3026	SSD-201	226	CDL-820	388	LIC
CA308H	SSD-201	590	CDL-820	516	LIC	CA3026/1-4	SSD-207	235	—	706	LIC
CA308S	SSD-201	105	CDL-820	621	LIC	CA3026H	SSD-201	590	CDL-820	516	LIC
CA308T	SSD-201	105	CDL-820	621	LIC	CA3028A	SSD-201	318	CDL-820	382	LIC
CA741/1-4	SSD-207	188	—	718	LIC	CA3028AF	SSD-201	318	CDL-820	382	LIC
CA741CH	SSD-201	590	CDL-820	516	LIC	CA3028AH	SSD-201	590	CDL-820	516	LIC
CA741CS	SSD-201	74	CDL-820	531	LIC	CA3028AL	SSD-201	605	CDL-820	515	LIC
CA741CT	SSD-201	74	CDL-820	531	LIC	CA3028AS	SSD-201	318	CDL-820	382	LIC
CA741L	SSD-201	605	CDL-820	515	LIC	CA3028B	SSD-201	318	CDL-820	382	LIC
CA741S	SSD-201	74	CDL-820	531	LIC	CA3028B/1-4	SSD-207	243	—	711	LIC
CA741T	SSD-201	74	CDL-820	531	LIC	CA3028BF	SSD-201	318	CDL-820	382	LIC
CA747/1-4	SSD-207	188	—	718	LIC	CA3028BS	SSD-201	318	CDL-820	382	LIC
CA747CE	SSD-201	74	CDL-820	531	LIC	CA3029	SSD-201	80	CDL-820	316	LIC
CA747CF	SSD-201	74	CDL-820	531	LIC	CA3029A	SSD-201	89	CDL-820	310	LIC
CA747CH	SSD-201	590	CDL-820	516	LIC	CA3030	SSD-201	80	CDL-820	316	LIC
CA747CT	SSD-201	74	CDL-820	531	LIC	CA3030A	SSD-201	89	CDL-820	310	LIC
CA747E	SSD-201	74	CDL-820	531	LIC	CA3033	SSD-201	61	CDL-820	360	LIC
CA747F	SSD-201	74	CDL-820	531	LIC	CA3033A	SSD-201	61	CDL-820	360	LIC
CA747T	SSD-201	74	CDL-820	531	LIC	CA3033H	SSD-201	590	CDL-820	516	LIC
CA748/1-4	SSD-207	188	—	718	LIC	CA3035	SSD-201	243	CDL-820	274	LIC
CA748CH	SSD-201	590	CDL-820	516	LIC	CA3035H	SSD-201	590	CDL-820	516	LIC
CA748CS	SSD-201	74	CDL-820	531	LIC	CA3035V1	SSD-201	243	CDL-820	274	LIC
CA748CT	SSD-201	74	CDL-820	531	LIC	CA3036	SSD-201	158	CDL-820	275	LIC
CA748S	SSD-201	74	CDL-820	531	LIC	CA3037	SSD-201	80	CDL-820	316	LIC
CA748T	SSD-201	74	CDL-820	531	LIC	CA3037A	SSD-201	89	CDL-820	310	LIC
CA1398E	SSD-201	573	CDL-820	686	LIC	CA3038	SSD-201	80	CDL-820	316	LIC
CA1458S	SSD-201	74	CDL-820	531	LIC	CA3038A	SSD-201	89	CDL-820	310	LIC
CA1458T	SSD-201	74	CDL-820	531	LIC	CA3039	SSD-201	122	CDL-820	343	LIC
CA1541D	SSD-201	395	CDL-820	536	LIC	CA3039/1-4	SSD-207	250	—	704	LIC

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
CA3039H	SSD-201	590	CDL-820	516	LIC	CA3084L	SSD-201	605	CDL-820	515	LIC
CA3039L	SSD-201	605	CDL-820	515	LIC	CA3085	SSD-201	375	CDL-820	491	LIC
CA3040	SSD-201	282	CDL-820	363	LIC	CA3085/1-4	SSD-207	285	-	708	LIC
CA3041	SSD-201	498	CDL-820	318	LIC	CA3085A	SSD-201	375	CDL-820	491	LIC
CA3042	SSD-201	506	CDL-820	319	LIC	CA3085A/1-4	SSD-207	285	-	708	LIC
CA3043	SSD-201	466	CDL-820	331	LIC	CA3085AF	SSD-201	375	CDL-820	491	LIC
CA3043H	SSD-201	590	CDL-820	516	LIC	CA3085AS	SSD-201	375	CDL-820	491	LIC
CA3044	SSD-201	484	CDL-820	340	LIC	CA3085B	SSD-201	375	CDL-820	491	LIC
CA3044V1	SSD-201	484	CDL-820	340	LIC	CA3085B/1-4	SSD-207	285	-	708	LIC
CA3045	SSD-201	177	CDL-820	341	LIC	CA3085BF	SSD-201	375	CDL-820	491	LIC
CA3045/1-4	SSD-207	255	-	710	LIC	CA3085BS	SSD-201	375	CDL-820	491	LIC
CA3045F	SSD-201	177	CDL-820	341	LIC	CA3085F	SSD-201	375	CDL-820	491	LIC
CA3045H	SSD-201	590	CDL-820	516	LIC	CA3085H	SSD-201	590	CDL-820	516	LIC
CA3045L	SSD-201	605	CDL-820	515	LIC	CA3085L	SSD-201	605	CDL-820	515	LIC
CA3046	SSD-201	177	CDL-820	341	LIC	CA3085S	SSD-201	375	CDL-820	491	LIC
CA3047	SSD-201	61	CDL-820	360	LIC	CA3086	SSD-201	183	CDL-820	483	LIC
CA3047A	SSD-201	61	CDL-820	360	LIC	CA3086F	SSD-201	183	CDL-820	483	LIC
CA3048	SSD-201	247	CDL-820	377	LIC	CA3088E	SSD-201	446	CDL-820	560	LIC
CA3048H	SSD-201	590	CDL-820	516	LIC	CA3089E	SSD-201	455	CDL-820	561	LIC
CA3049/1-4	SSD-207	263	-	707	LIC	CA3090AQ	SSD-201	440	CDL-820	684	LIC
CA3049H	SSD-201	590	CDL-820	516	LIC	CA3091D	SSD-201	383	CDL-820	534	LIC
CA3049L	SSD-201	605	CDL-820	515	LIC	CA3091H	SSD-201	590	CDL-820	516	LIC
CA3049T	SSD-201	234	CDL-820	611	LIC	CA3093E	SSD-201	152	CDL-820	533	LIC
CA3050	SSD-201	329	CDL-820	361	LIC	CA3093H	SSD-201	590	CDL-820	516	LIC
CA3051	SSD-201	329	CDL-820	361	LIC	CA3094/1-4	SSD-207	291	-	692	LIC
CA3052	SSD-201	432	CDL-820	387	LIC	CA3094A/1-4	SSD-207	291	-	692	LIC
CA3053	SSD-201	318	CDL-820	382	LIC	CA3094AT	SSD-201	346	CDL-820	598	LIC
CA3053F	SSD-201	318	CDL-820	382	LIC	CA3094B/1-4	SSD-207	291	-	692	LIC
CA3053S	SSD-201	318	CDL-820	382	LIC	CA3094BT	SSD-201	346	CDL-820	598	LIC
CA3054	SSD-201	226	CDL-820	388	LIC	CA3094H	SSD-207	590	CDL-820	516	LIC
CA3054H	SSD-201	590	CDL-820	516	LIC	CA3094T	SSD-201	346	CDL-820	598	LIC
CA3054L	SSD-201	605	CDL-820	515	LIC	CA3095E	SSD-201	189	CDL-820	591	LIC
CA3058	SSD-201	338	CDL-820	490	LIC	CA3096AE	SSD-201	141	CDL-820	595	LIC
CA3058/1-4	SSD-207	269	-	703	LIC	CA3096E	SSD-201	141	CDL-820	595	LIC
CA3059	SSD-201	338	CDL-820	490	LIC	CA3096H	SSD-201	590	CDL-820	516	LIC
CA3059H	SSD-201	590	CDL-820	516	LIC	CA3097E	SSD-201	199	CDL-820	633	LIC
CA3060AD	SSD-201	38	CDL-820	537	LIC	CA3097H	SSD-201	590	CDL-820	516	LIC
CA3060BD	SSD-201	38	CDL-820	537	LIC	CA3099E	SSD-201	359	CDL-820	620	LIC
CA3060D	SSD-201	38	CDL-820	537	LIC	CA3099H	SSD-201	590	CDL-820	516	LIC
CA3060E	SSD-201	38	CDL-820	537	LIC	CA3100H	SSD-201	590	CDL-820	516	LIC
CA3060H	SSD-201	590	CDL-820	516	LIC	CA3100S	SSD-201	98	CDL-820	625	LIC
CA3062	SSD-201	367	CDL-820	421	LIC	CA3100T	SSD-201	98	CDL-820	625	LIC
CA3064	SSD-201	490	CDL-820	396	LIC	CA3102E	SSD-201	234	CDL-820	611	LIC
CA3064E	SSD-201	490	CDL-820	396	LIC	CA3102H	SSD-201	590	CDL-820	516	LIC
CA3065	SSD-201	514	CDL-820	412	LIC	CA3118AT	SSD-201	166	CDL-820	532	LIC
CA3066	SSD-201	533	CDL-820	466	LIC	CA3118H	SSD-201	590	CDL-820	516	LIC
CA3067	SSD-201	533	CDL-820	466	LIC	CA3118T	SSD-201	166	CDL-820	532	LIC
CA3068	SSD-201	525	CDL-820	467	LIC	CA3120E	SSD-201	581	CDL-820	691	LIC
CA3070	SSD-201	549	CDL-820	468	LIC	CA3121E	SSD-201	567	CDL-820	688	LIC
CA3071	SSD-201	549	CDL-820	468	LIC	CA3123E	SSD-201	450	CDL-820	631	LIC
CA3072	SSD-201	549	CDL-820	468	LIC	CA3125E	SSD-201	577	CDL-820	685	LIC
CA3075	SSD-201	462	CDL-820	429	LIC	CA3126Q	SSD-201	565	CDL-820	Prel.	LIC
CA3075H	SSD-201	590	CDL-820	516	LIC	CA3140E	SSD-201	113	CDL-820	630	LIC
CA3076	SSD-201	479	CDL-820	430	LIC	CA3140H	SSD-201	590	CDL-820	516	LIC
CA3076H	SSD-201	590	CDL-820	516	LIC	CA3146AE	SSD-201	166	CDL-820	532	LIC
CA3078AS	SSD-201	52	CDL-820	535	LIC	CA3146E	SSD-201	166	CDL-820	532	LIC
CA3078AT	SSD-201	52	CDL-820	535	LIC	CA3146H	SSD-201	590	CDL-820	516	LIC
CA3078H	SSD-201	590	CDL-820	516	LIC	CA3183AE	SSD-201	166	CDL-820	532	LIC
CA3078S	SSD-201	52	CDL-820	535	LIC	CA3183E	SSD-201	166	CDL-820	532	LIC
CA3078T	SSD-201	52	CDL-820	535	LIC	CA3183H	SSD-201	590	CDL-820	516	LIC
CA3079	SSD-201	338	CDL-820	490	LIC	CA3401	SSD-201	113	CDL-820	630	LIC
CA3080	SSD-201	30	CDL-820	475	LIC	CA3600E	SSD-201	213	CDL-820	619	LIC
CA3080/1-4	SSD-207	277	-	709	LIC	CA6078AS	SSD-201	69	CDL-820	592	LIC
CA3080A	SSD-201	30	CDL-820	475	LIC	CA6078AT	SSD-201	69	CDL-820	592	LIC
CA3080A/1-4	SSD-207	277	-	709	LIC	CA6741S	SSD-201	69	CDL-820	592	LIC
CA3080AS	SSD-201	30	CDL-820	475	LIC	CA6741T	SSD-201	69	CDL-820	592	LIC
CA3080H	SSD-201	590	CDL-820	516	LIC	CD2150	SSD-201	409	CDL-820	308	LIC
CA3080S	SSD-201	30	CDL-820	475	LIC	CD2151	SSD-201	409	CDL-820	308	LIC
CA3081	SSD-201	126	CDL-820	480	LIC	CD2152	SSD-201	409	CDL-820	308	LIC
CA3081F	SSD-201	126	CDL-820	480	LIC	CD2153	SSD-201	409	CDL-820	308	LIC
CA3081H	SSD-201	590	CDL-820	516	LIC	CD2154	SSD-201	421	CDL-820	402	LIC
CA3082	SSD-201	126	CDL-820	480	LIC	CD2500E	SSD-201	403	CDL-820	392	LIC
CA3082F	SSD-201	126	CDL-820	480	LIC	CD2501E	SSD-201	403	CDL-820	392	LIC
CA3082H	SSD-201	590	CDL-820	516	LIC	CD2502E	SSD-201	403	CDL-820	392	LIC
CA3083	SSD-201	130	CDL-820	481	LIC	CD2503E	SSD-201	403	CDL-820	392	LIC
CA3083F	SSD-201	130	CDL-820	481	LIC	CD4000A/1-4	SSD-207	309	-	687	COS/MOS
CA3083H	SSD-201	590	CDL-820	516	LIC	CD4000AD	SSD-203	30	COS-278	479	COS/MOS
CA3083L	SSD-201	605	CDL-820	515	LIC	CD4000AE	SSD-203	30	COS-278	479	COS/MOS
CA3084	SSD-201	134	CDL-820	482	LIC	CD4000AF	SSD-203	30	COS-278	479	COS/MOS
CA3084H	SSD-201	590	CDL-820	516	LIC	CD4000AH	SSD-203	307	COS-278	517	COS/MOS

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
CD4000AK	SSD-203	30	COS-278	479	COS/MOS	CD4017AE	SSD-203	90	COS-278	479	COS/MOS
CD4001A/1-4	SSD-207	309	—	687	COS/MOS	CD4017AF	SSD-203	90	COS-278	479	COS/MOS
CD4001AD	SSD-203	30	COS-278	479	COS/MOS	CD4017AH	SSD-203	307	COS-278	517	COS/MOS
CD4001AE	SSD-203	30	COS-278	479	COS/MOS	CD4017AK	SSD-203	90	COS-278	479	COS/MOS
CD4001AF	SSD-203	30	COS-278	479	COS/MOS	CD4018A/1-4	SSD-207	375	—	742	COS/MOS
CD4001AH	SSD-203	307	COS-278	517	COS/MOS	CD4018AD	SSD-203	95	COS-278	479	COS/MOS
CD4001AK	SSD-203	30	COS-278	479	COS/MOS	CD4018AE	SSD-203	95	COS-278	479	COS/MOS
CD4002A/1-4	SSD-207	309	—	687	COS/MOS	CD4018AF	SSD-203	95	COS-278	479	COS/MOS
CD4002AD	SSD-203	30	COS-278	479	COS/MOS	CD4018AH	SSD-203	307	COS-278	517	COS/MOS
CD4002AE	SSD-203	30	COS-278	479	COS/MOS	CD4018AK	SSD-203	95	COS-278	479	COS/MOS
CD4002AF	SSD-203	30	COS-278	479	COS/MOS	CD4019A/1-4	SSD-207	380	—	743	COS/MOS
CD4002AH	SSD-203	307	COS-278	517	COS/MOS	CD4019AD	SSD-203	100	COS-278	479	COS/MOS
CD4002AK	SSD-203	30	COS-278	479	COS/MOS	CD4019AE	SSD-203	100	COS-278	479	COS/MOS
CD4002AK Series	Replaced by	CD4024A Series	—	—	—	CD4019AF	SSD-203	100	COS-278	479	COS/MOS
CD4004A Series	SSD-203	30	COS-278	479	COS/MOS	CD4019AH	SSD-203	307	COS-278	517	COS/MOS
CD4006A/1-4	SSD-207	316	—	689	COS/MOS	CD4019AK	SSD-203	100	COS-278	479	COS/MOS
CD4006AD	SSD-203	37	COS-278	479	COS/MOS	CD4020A/1-4	SSD-207	384	—	750	COS/MOS
CD4006AE	SSD-203	37	COS-278	479	COS/MOS	CD4020AD	SSD-203	105	COS-278	479	COS/MOS
CD4006AF	SSD-203	37	COS-278	479	COS/MOS	CD4020AE	SSD-203	105	COS-278	479	COS/MOS
CD4006AH	SSD-203	307	COS-278	517	COS/MOS	CD4020AF	SSD-203	105	COS-278	479	COS/MOS
CD4006AK	SSD-203	37	COS-278	479	COS/MOS	CD4020AH	SSD-203	307	COS-278	517	COS/MOS
CD4007A/1-4	SSD-207	321	—	695	COS/MOS	CD4020AK	SSD-203	105	COS-278	479	COS/MOS
CD4007AD	SSD-203	43	COS-278	479	COS/MOS	CD4021A/1-4	SSD-207	389	—	730	COS/MOS
CD4007AE	SSD-203	43	COS-278	479	COS/MOS	CD4021AD	SSD-203	110	COS-278	479	COS/MOS
CD4007AF	SSD-203	43	COS-278	479	COS/MOS	CD4021AE	SSD-203	110	COS-278	479	COS/MOS
CD4007AH	SSD-203	307	COS-278	517	COS/MOS	CD4021AF	SSD-203	110	COS-278	479	COS/MOS
CD4007AK	SSD-203	43	COS-278	479	COS/MOS	CD4021AH	SSD-203	307	COS-278	517	COS/MOS
CD4008A/1-4	SSD-207	327	—	696	COS/MOS	CD4021AK	SSD-203	110	COS-278	479	COS/MOS
CD4008AD	SSD-203	49	COS-278	479	COS/MOS	CD4022A/1-4	SSD-207	394	—	731	COS/MOS
CD4008AE	SSD-203	49	COS-278	479	COS/MOS	CD4022AD	SSD-203	115	COS-278	479	COS/MOS
CD4008AF	SSD-203	49	COS-278	479	COS/MOS	CD4022AE	SSD-203	115	COS-278	479	COS/MOS
CD4008AH	SSD-203	307	COS-278	517	COS/MOS	CD4022AF	SSD-203	115	COS-278	479	COS/MOS
CD4008AK	SSD-203	49	COS-278	479	COS/MOS	CD4022AH	SSD-203	307	COS-278	517	COS/MOS
CD4009A/1-4	SSD-207	332	—	719	COS/MOS	CD4022AK	SSD-203	115	COS-278	479	COS/MOS
CD4009AD	SSD-203	54	COS-278	479	COS/MOS	CD4023A/1-4	SSD-207	339	—	717	COS/MOS
CD4009AE	SSD-203	54	COS-278	479	COS/MOS	CD4023AD	SSD-203	61	COS-278	479	COS/MOS
CD4009AH	SSD-203	307	COS-278	517	COS/MOS	CD4023AE	SSD-203	61	COS-278	479	COS/MOS
CD4009AK	SSD-203	54	COS-278	479	COS/MOS	CD4023AF	SSD-203	61	COS-278	479	COS/MOS
CD4010A/1-4	SSD-207	332	—	719	COS/MOS	CD4023AH	SSD-203	307	COS-278	517	COS/MOS
CD4010AD	SSD-203	54	COS-278	479	COS/MOS	CD4023AK	SSD-203	61	COS-278	479	COS/MOS
CD4010AE	SSD-203	54	COS-278	479	COS/MOS	CD4024A/1-4	SSD-207	399	—	732	COS/MOS
CD4010AH	SSD-203	307	COS-278	517	COS/MOS	CD4024AD	SSD-203	120	COS-278	503	COS/MOS
CD4010AK	SSD-203	54	COS-278	479	COS/MOS	CD4024AE	SSD-203	120	COS-278	503	COS/MOS
CD4011A/1-4	SSD-207	339	—	717	COS/MOS	CD4024AF	SSD-203	120	COS-278	503	COS/MOS
CD4011AD	SSD-203	61	COS-278	479	COS/MOS	CD4024AH	SSD-203	307	COS-278	517	COS/MOS
CD4011AE	SSD-203	61	COS-278	479	COS/MOS	CD4025A/1-4	SSD-207	309	—	687	COS/MOS
CD4011AF	SSD-203	61	COS-278	479	COS/MOS	CD4025AD	SSD-203	30	COS-278	479	COS/MOS
CD4011AH	SSD-203	307	COS-278	517	COS/MOS	CD4025AE	SSD-203	30	COS-278	479	COS/MOS
CD4011AK	SSD-203	61	COS-278	479	COS/MOS	CD4025AF	SSD-203	30	COS-278	479	COS/MOS
CD4012A/1-4	SSD-207	339	—	717	COS/MOS	CD4025AH	SSD-203	307	COS-278	517	COS/MOS
CD4012AD	SSD-203	61	COS-278	479	COS/MOS	CD4025AK	SSD-203	30	COS-278	479	COS/MOS
CD4012AE	SSD-203	61	COS-278	479	COS/MOS	CD4026A/1-4	SSD-207	404	—	733	COS/MOS
CD4012AF	SSD-203	61	COS-278	479	COS/MOS	CD4026AD	SSD-203	126	COS-278	503	COS/MOS
CD4012AH	SSD-203	307	COS-278	517	COS/MOS	CD4026AE	SSD-203	126	COS-278	503	COS/MOS
CD4012AK	SSD-203	61	COS-278	479	COS/MOS	CD4026AF	SSD-203	126	COS-278	503	COS/MOS
CD4013A/1-4	SSD-207	346	—	697	COS/MOS	CD4026AH	SSD-203	307	COS-278	517	COS/MOS
CD4013AD	SSD-203	68	COS-278	479	COS/MOS	CD4026AK	SSD-203	126	COS-278	503	COS/MOS
CD4013AE	SSD-203	68	COS-278	479	COS/MOS	CD4027A/1-4	SSD-207	411	—	734	COS/MOS
CD4013AF	SSD-203	68	COS-278	479	COS/MOS	CD4027AD	SSD-203	135	COS-278	503	COS/MOS
CD4013AH	SSD-203	307	COS-278	517	COS/MOS	CD4027AE	SSD-203	135	COS-278	503	COS/MOS
CD4013AK	SSD-203	68	COS-278	479	COS/MOS	CD4027AH	SSD-203	307	COS-278	517	COS/MOS
CD4014A/1-4	SSD-207	352	—	720	COS/MOS	CD4027AK	SSD-203	135	COS-278	503	COS/MOS
CD4014AD	SSD-203	74	COS-278	479	COS/MOS	CD4028A/1-4	SSD-207	417	—	735	COS/MOS
CD4014AE	SSD-203	74	COS-278	479	COS/MOS	CD4028AD	SSD-203	141	COS-278	503	COS/MOS
CD4014AF	SSD-203	74	COS-278	479	COS/MOS	CD4028AE	SSD-203	141	COS-278	503	COS/MOS
CD4014AH	SSD-203	307	COS-278	517	COS/MOS	CD4028AF	SSD-203	141	COS-278	503	COS/MOS
CD4014AK	SSD-203	74	COS-278	479	COS/MOS	CD4028AH	SSD-203	307	COS-278	517	COS/MOS
CD4015A/1-4	SSD-207	357	—	721	COS/MOS	CD4028AK	SSD-203	141	COS-278	503	COS/MOS
CD4015AD	SSD-203	79	COS-278	479	COS/MOS	CD4029A/1-4	SSD-207	421	—	736	COS/MOS
CD4015AE	SSD-203	79	COS-278	479	COS/MOS	CD4029AD	SSD-203	146	COS-278	503	COS/MOS
CD4015AF	SSD-203	79	COS-278	479	COS/MOS	CD4029AE	SSD-203	146	COS-278	503	COS/MOS
CD4015AH	SSD-203	307	COS-278	517	COS/MOS	CD4029AF	SSD-203	307	COS-278	517	COS/MOS
CD4015AK	SSD-203	79	COS-278	479	COS/MOS	CD4029AH	SSD-203	146	COS-278	503	COS/MOS
CD4016A/1-4	SSD-207	362	—	744	COS/MOS	CD4029AK	SSD-203	146	COS-278	503	COS/MOS
CD4016AD	SSD-203	84	COS-278	479	COS/MOS	CD4030A/1-4	SSD-207	427	—	737	COS/MOS
CD4016AE	SSD-203	84	COS-278	479	COS/MOS	CD4030AD	SSD-203	153	COS-278	503	COS/MOS
CD4016AF	SSD-203	84	COS-278	479	COS/MOS	CD4030AE	SSD-203	153	COS-278	503	COS/MOS
CD4016AH	SSD-203	307	COS-278	517	COS/MOS	CD4030AF	SSD-203	153	COS-278	503	COS/MOS
CD4016AK	SSD-203	84	COS-278	479	COS/MOS	CD4030AH	SSD-203	307	COS-278	517	COS/MOS
CD4017A/1-4	SSD-207	370	—	741	COS/MOS	CD4030AK	SSD-203	153	COS-278	503	COS/MOS
CD4017AD	SSD-203	90	COS-278	479	COS/MOS	CD4031A/1-4	SSD-207	432	—	738	COS/MOS

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
CD4031AD	SSD-203	158	COS-278	569	COS/MOS	CD4046AK	SSD-203	226	COS-278	637	COS/MOS
CD4031AE	SSD-203	158	COS-278	569	COS/MOS	CD4047A/1-4	SSD-207	495	—	745	COS/MOS
CD4031AH	SSD-203	307	COS-278	517	COS/MOS	CD4047AD	SSD-203	233	COS-278	623	COS/MOS
CD4031AK	SSD-203	158	COS-278	569	COS/MOS	CD4047AE	SSD-203	233	COS-278	623	COS/MOS
CD4032A/1-4	SSD-207	438	—	739	COS/MOS	CD4047AH	SSD-203	307	COS-278	517	COS/MOS
CD4032AD	SSD-203	164	COS-278	503	COS/MOS	CD4047AK	SSD-203	233	COS-278	623	COS/MOS
CD4032AE	SSD-203	164	COS-278	503	COS/MOS	CD4048A/1-4	SSD-207	506	—	747	COS/MOS
CD4032AH	SSD-203	307	COS-278	517	COS/MOS	CD4048AD	SSD-203	244	COS-278	636	COS/MOS
CD4032AK	SSD-203	164	COS-278	503	COS/MOS	CD4048AE	SSD-203	244	COS-278	636	COS/MOS
CD4033A/1-4	SSD-207	404	—	733	COS/MOS	CD4048AH	SSD-203	307	COS-278	517	COS/MOS
CD4033AD	SSD-203	126	COS-278	503	COS/MOS	CD4048AK	SSD-203	244	COS-278	636	COS/MOS
CD4033AE	SSD-203	126	COS-278	503	COS/MOS	CD4049A/1-4	SSD-207	513	—	746	COS/MOS
CD4033AF	SSD-203	126	COS-278	503	COS/MOS	CD4049AD	SSD-203	251	COS-278	599	COS/MOS
CD4033AH	SSD-203	307	COS-278	517	COS/MOS	CD4049AE	SSD-203	251	COS-278	599	COS/MOS
CD4033AK	SSD-203	126	COS-278	503	COS/MOS	CD4049AF	SSD-203	251	COS-278	599	COS/MOS
CD4034A/1-4	SSD-207	442	—	740	COS/MOS	CD4049AH	SSD-203	307	COS-278	517	COS/MOS
CD4034AD	SSD-203	169	COS-278	575	COS/MOS	CD4049AK	SSD-203	251	COS-278	599	COS/MOS
CD4034AE	SSD-203	169	COS-278	575	COS/MOS	CD4050A/1-4	SSD-207	513	—	746	COS/MOS
CD4034AH	SSD-203	307	COS-278	517	COS/MOS	CD4050AD	SSD-203	251	COS-278	599	COS/MOS
CD4034AK	SSD-203	169	COS-278	575	COS/MOS	CD4050AE	SSD-203	251	COS-278	599	COS/MOS
CD4035A/1-4	SSD-207	449	—	751	COS/MOS	CD4050AF	SSD-203	251	COS-278	599	COS/MOS
CD4035AD	SSD-203	177	COS-278	568	COS/MOS	CD4050AH	SSD-203	307	COS-278	517	COS/MOS
CD4035AE	SSD-203	177	COS-278	568	COS/MOS	CD4050AK	SSD-203	251	COS-278	599	COS/MOS
CD4035AH	SSD-203	307	COS-278	517	COS/MOS	CD4050AL	SSD-203	258	COS-278	Prel.	COS/MOS
CD4035AK	SSD-203	177	COS-278	568	COS/MOS	CD4051AE	SSD-203	258	COS-278	Prel.	COS/MOS
CD4036A/1-4	SSD-207	455	—	749	COS/MOS	CD4051AK	SSD-203	258	COS-278	Prel.	COS/MOS
CD4036AD	SSD-203	184	COS-278	613	COS/MOS	CD4052AD	SSD-203	258	COS-278	Prel.	COS/MOS
CD4036AE	SSD-203	184	COS-278	613	COS/MOS	CD4052AE	SSD-203	258	COS-278	Prel.	COS/MOS
CD4036AH	SSD-203	307	COS-278	517	COS/MOS	CD4052AK	SSD-203	258	COS-278	Prel.	COS/MOS
CD4036AK	SSD-203	184	COS-278	613	COS/MOS	CD4053AD	SSD-203	258	COS-278	Prel.	COS/MOS
CD4037AD	SSD-203	191	COS-278	576	COS/MOS	CD4053AE	SSD-203	258	COS-278	Prel.	COS/MOS
CD4037AE	SSD-203	191	COS-278	576	COS/MOS	CD4053AK	SSD-203	258	COS-278	Prel.	COS/MOS
CD4037AF	SSD-203	191	COS-278	576	COS/MOS	CD4054AD	SSD-203	266	COS-278	634	COS/MOS
CD4037AH	SSD-203	307	COS-278	517	COS/MOS	CD4054AE	SSD-203	266	COS-278	634	COS/MOS
CD4037AK	SSD-203	191	COS-278	576	COS/MOS	CD4054AH	SSD-203	307	COS-278	517	COS/MOS
CD4038A/1-4	SSD-207	438	—	739	COS/MOS	CD4054AK	SSD-203	266	COS-278	634	COS/MOS
CD4038AD	SSD-203	164	COS-278	503	COS/MOS	CD4055AD	SSD-203	266	COS-278	634	COS/MOS
CD4038AE	SSD-203	164	COS-278	503	COS/MOS	CD4055AE	SSD-203	266	COS-278	634	COS/MOS
CD4038AH	SSD-203	307	COS-278	517	COS/MOS	CD4055AK	SSD-203	266	COS-278	634	COS/MOS
CD4038AK	SSD-203	164	COS-278	503	COS/MOS	CD4056AD	SSD-203	266	COS-278	634	COS/MOS
CD4039A/1-4	SSD-207	455	—	749	COS/MOS	CD4056AE	SSD-203	266	COS-278	634	COS/MOS
CD4039AD	SSD-203	184	COS-278	613	COS/MOS	CD4056AH	SSD-203	307	COS-278	517	COS/MOS
CD4039AE	SSD-203	307	COS-278	517	COS/MOS	CD4056AK	SSD-203	266	COS-278	634	COS/MOS
CD4039AH	SSD-203	184	COS-278	613	COS/MOS	CD4057AD	SSD-203	272	COS-278	635	COS/MOS
CD4040A/1-4	SSD-207	461	—	748	COS/MOS	CD4057AH	SSD-203	307	COS-278	517	COS/MOS
CD4040AD	SSD-203	197	COS-278	624	COS/MOS	CD4059A	SSD-203	285	COS-278	Prel.	COS/MOS
CD4040AE	SSD-203	197	COS-278	624	COS/MOS	CD4061A	SSD-203	291	COS-278	Prel.	COS/MOS
CD4040AF	SSD-203	197	COS-278	624	COS/MOS	CD4062A	SSD-203	295	COS-278	Prel.	COS/MOS
CD4040AH	SSD-203	307	COS-278	517	COS/MOS	CD4066A	SSD-203	303	COS-278	Prel.	COS/MOS
CD4040AK	SSD-203	197	COS-278	624	COS/MOS	CH2102	SSD-204	737	SPG-201	632	PWR
CD4041A/1-4	SSD-207	469	—	753	COS/MOS	CH2270	SSD-204	737	SPG-201	632	PWR
CD4041AD	SSD-203	203	COS-278	572	COS/MOS	CH2405	SSD-204	737	SPG-201	632	PWR
CD4041AE	SSD-203	203	COS-278	572	COS/MOS	CH3053	SSD-204	737	SPG-201	632	PWR
CD4041AH	SSD-203	307	COS-278	517	COS/MOS	CH3439	SSD-204	737	SPG-201	632	PWR
CD4041AK	SSD-203	203	COS-278	572	COS/MOS	CH3440	SSD-204	737	SPG-201	632	PWR
CD4042A/1-4	SSD-207	473	—	756	COS/MOS	CH4036	SSD-204	737	SPG-201	632	PWR
CD4042AD	SSD-203	210	COS-278	589	COS/MOS	CH4037	SSD-204	737	SPG-201	632	PWR
CD4042AE	SSD-203	210	COS-278	589	COS/MOS	CH5320	SSD-204	737	SPG-201	632	PWR
CD4042AF	SSD-203	210	COS-278	589	COS/MOS	CH5321	SSD-204	737	SPG-201	632	PWR
CD4042AH	SSD-203	307	COS-278	517	COS/MOS	CH5322	SSD-204	737	SPG-201	632	PWR
CD4042AK	SSD-203	210	COS-278	589	COS/MOS	CH5323	SSD-204	737	SPG-201	632	PWR
CD4043A/1-4	SSD-207	477	—	754	COS/MOS	CH5262	SSD-204	737	SPG-201	632	PWR
CD4043AD	SSD-203	214	COS-278	590	COS/MOS	CH6479	SSD-204	737	SPG-201	632	PWR
CD4043AE	SSD-203	214	COS-278	590	COS/MOS	D1201A	SSD-206	278	THC-500	495	RECT
CD4043AH	SSD-203	307	COS-278	517	COS/MOS	D1201B	SSD-206	278	THC-500	495	RECT
CD4043AK	SSD-203	214	COS-278	590	COS/MOS	D1201D	SSD-206	278	THC-500	495	RECT
CD4044A/1-4	SSD-207	477	—	754	COS/MOS	D1201F	SSD-206	278	THC-500	495	RECT
CD4044AD	SSD-203	214	COS-278	590	COS/MOS	D1201M	SSD-206	278	THC-500	495	RECT
CD4044AE	SSD-203	214	COS-278	590	COS/MOS	D1201N	SSD-206	278	THC-500	495	RECT
CD4044AH	SSD-203	307	COS-278	517	COS/MOS	D1201P	SSD-206	278	THC-500	495	RECT
CD4044AK	SSD-203	214	COS-278	590	COS/MOS	D2101S	SSD-206	298	THC-500	522	RECT
CD4045A/1-4	SSD-207	482	—	755	COS/MOS	D2103S	SSD-206	298	THC-500	522	RECT
CD4045AD	SSD-203	220	COS-278	614	COS/MOS	D2103SF	SSD-206	298	THC-500	522	RECT
CD4045AE	SSD-203	220	COS-278	614	COS/MOS	D2201A	SSD-206	313	THC-500	629	RECT
CD4045AH	SSD-203	307	COS-278	517	COS/MOS	D2201B	SSD-206	313	THC-500	629	RECT
CD4045AK	SSD-203	220	COS-278	614	COS/MOS	D2201D	SSD-206	313	THC-500	629	RECT
CD4046A/1-4	SSD-207	487	—	752	COS/MOS	D2201F	SSD-206	313	THC-500	629	RECT
CD4046AD	SSD-203	226	COS-278	637	COS/MOS	D2201M	SSD-206	313	THC-500	629	RECT
CD4046AE	SSD-203	226	COS-278	637	COS/MOS	D2201N	SSD-206	313	THC-500	629	RECT
CD4046AH	SSD-203	307	COS-278	517	COS/MOS	D2406A	SSD-206	318	THC-500	663	RECT

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
D2406B	SSD-206	318	THC-500	663	RECT	JAN2N5416	SSD-207	31	—	—	PWR
D2406C	SSD-206	318	THC-500	663	RECT	JAN2N5672	SSD-207	32	—	—	PWR
D2406D	SSD-206	318	THC-500	663	RECT	JAN2N5840	SSD-207	32	—	—	PWR
D2406F	SSD-206	318	THC-500	663	RECT	JAN2N5918	SSD-207	82	—	—	RF
D2406M	SSD-206	318	THC-500	663	RECT	JAN2N6213	SSD-207	33	—	—	PWR
D2412A	SSD-206	326	THC-500	664	RECT	JANTX2N1486	SSD-207	26	—	—	PWR
D2412B	SSD-206	326	THC-500	664	RECT	JANTX2N2857	SSD-207	79	—	—	RF
D2412C	SSD-206	326	THC-500	664	RECT	JANTX2N3055	SSD-207	28	—	—	PWR
D2412D	SSD-206	326	THC-500	664	RECT	JANTX2N3375	SSD-207	80	—	—	RF
D2412F	SSD-206	326	THC-500	664	RECT	JANTX2N3439	SSD-207	28	—	—	PWR
D2412M	SSD-206	326	THC-500	664	RECT	JANTX2N3441	SSD-207	29	—	—	PWR
D2520A	SSD-206	334	THC-500	665	RECT	JANTX2N3553	SSD-207	80	—	—	RF
D2520B	SSD-206	334	THC-500	665	RECT	JANTX2N3585	SSD-207	30	—	—	PWR
D2520C	SSD-206	334	THC-500	665	RECT	JANTX2N4440	SSD-207	80	—	—	RF
D2520D	SSD-206	334	THC-500	665	RECT	JANTX2N5038	SSD-207	31	—	—	PWR
D2520F	SSD-206	334	THC-500	665	RECT	JANTX2N5071	SSD-207	81	—	—	RF
D2520M	SSD-206	334	THC-500	665	RECT	JANTX2N5109	SSD-207	82	—	—	RF
D2540A	SSD-206	345	THC-500	580	RECT	JANTX2N5416	SSD-207	31	—	—	PWR
D2540B	SSD-206	345	THC-500	580	RECT	JANTX2N5672	SSD-207	32	—	—	PWR
D2540D	SSD-206	345	THC-500	580	RECT	JANTX2N5840	SSD-207	32	—	—	PWR
D2540F	SSD-206	345	THC-500	580	RECT	JANTX2N6213	SSD-207	33	—	—	PWR
D2540M	SSD-206	345	THC-500	580	RECT	JANTXV2N3375	SSD-207	80	—	—	RF
D2601A	SSD-206	308	THC-500	723	RECT	JANTXV2N3553	SSD-207	80	—	—	RF
D2601B	SSD-206	308	THC-500	723	RECT	JANTXV2N4440	SSD-207	80	—	—	RF
D2601D	SSD-206	308	THC-500	723	RECT	R47M10	SSD-205	407	RFT-700	605	RF
D2601F	SSD-206	303	THC-500	723	RECT	R47M13	SSD-205	407	RFT-700	605	RF
D2601M	SSD-206	308	THC-500	723	RECT	R47M15	SSD-205	407	RFT-700	605	RF
D2601N	SSD-206	308	THC-500	723	RECT	RCA1A01	SSD-204	636	PTD-187	651	PWR
D2600EF	SSD-206	303	THC-500	354	RECT	RCA1A02	SSD-204	636	PTD-187	651	PWR
D2601DF	SSD-206	303	THC-500	354	RECT	RCA1A03	SSD-204	636	PTD-187	651	PWR
D2601EF	SSD-206	303	THC-500	354	RECT	RCA1A04	SSD-204	636	PTD-187	651	PWR
D3202Y	SSD-206	350	THC-500	577	DIAC	RCA1A05	SSD-204	636	PTD-187	651	PWR
D3202U	SSD-206	350	THC-500	577	DIAC	RCA1A06	SSD-204	636	PTD-187	651	PWR
HC2000H	SSD-204	744	—	566	HYB	RCA1A07	SSD-204	636	PTD-187	651	PWR
HC2500	SSD-204	749	—	681	HYB	RCA1A08	SSD-204	636	PTD-187	651	PWR
HR2N2857	SSD-207	83	—	—	RF	RCA1A09	SSD-204	636	PTD-187	651	PWR
HR2N3866	SSD-207	85	—	—	RF	RCA1A10	SSD-204	636	PTD-187	651	PWR
HR2N5090	SSD-207	87	—	—	RF	RCA1A11	SSD-204	636	PTD-187	651	PWR
HR2N5470	SSD-207	89	—	—	RF	RCA1A15	SSD-204	636	PTD-187	651	PWR
HR2N5916	SSD-207	91	—	—	RF	RCA1A16	SSD-204	636	PTD-187	651	PWR
HR2N5918	SSD-207	93	—	—	RF	RCA1A17	SSD-204	636	PTD-187	651	PWR
HR2N5919A	SSD-207	95	—	—	RF	RCA1A18	SSD-204	636	PTD-187	651	PWR
HR2N5920	SSD-207	97	—	—	RF	RCA1A19	SSD-204	636	PTD-187	651	PWR
HR2N5921	SSD-207	99	—	—	RF	RCA1B01	SSD-204	600	PTD-187	647	PWR
HR2N6105	SSD-207	101	—	—	RF	RCA1B04	SSD-204	618	PTD-187	649	PWR
HR2N6265	SSD-207	103	—	—	RF	RCA1B05	SSD-204	627	PTD-187	650	PWR
HR2N6266	SSD-207	105	—	—	RF	RCA1B06	SSD-204	609	PTD-187	648	PWR
HR2N6267	SSD-207	107	—	—	RF	RCA1C03	SSD-204	647	PTD-187	652	PWR
HR2N6268	SSD-207	109	—	—	RF	RCA1C04	SSD-204	647	PTD-187	652	PWR
HR2N6269	SSD-207	109	—	—	RF	RCA1C05	SSD-204	575	PTD-187	644	PWR
HR2N6390	SSD-207	111	—	—	RF	RCA1C06	SSD-204	575	PTD-187	644	PWR
HR2N6391	SSD-207	113	—	—	RF	RCA1C07	SSD-204	592	PTD-187	646	PWR
HR2N6392	SSD-207	115	—	—	RF	RCA1C08	SSD-204	592	PTD-187	646	PWR
HR2N6393	SSD-207	115	—	—	RF	RCA1C09	SSD-204	583	PTD-187	645	PWR
HR2003	SSD-207	111	—	—	RF	RCA1C10	SSD-204	558	PTD-187	642	PWR
HR2005	SSD-207	113	—	—	RF	RCA1C11	SSD-204	558	PTD-187	642	PWR
HR2010	SSD-207	115	—	—	RF	RCA1C12	SSD-204	647	PTD-187	652	PWR
HR3001	SSD-207	117	—	—	RF	RCA1C13	SSD-204	647	PTD-187	652	PWR
HR3003	SSD-207	117	—	—	RF	RCA1C14	SSD-204	566	PTD-187	643	PWR
HR3005	SSD-207	117	—	—	RF	RCA1E02	SSD-204	651	PTD-187	653	PWR
JAN2N918	SSD-207	78	—	—	RF	RCA1E03	SSD-204	651	PTD-187	653	PWR
JAN2N1482	SSD-207	26	—	—	PWR	RCA29	SSD-204	232	PTD-187	583	PWR
JAN2N1486	SSD-207	26	—	—	PWR	RCA29A	SSD-204	232	PTD-187	583	PWR
JAN2N1490	SSD-207	27	—	—	PWR	RCA29B	SSD-204	232	PTD-187	583	PWR
JAN2N1493	SSD-207	78	—	—	RF	RCA29C	SSD-204	232	PTD-187	583	PWR
JAN2N2016	SSD-207	27	—	—	PWR	RCA30	SSD-204	237	PTD-187	584	PWR
JAN2N2857	SSD-207	79	—	—	RF	RCA30A	SSD-204	237	PTD-187	584	PWR
JAN2N3055	SSD-207	28	—	—	PWR	RCA30B	SSD-204	237	PTD-187	584	PWR
JAN2N3375	SSD-207	80	—	—	RF	RCA30C	SSD-204	237	PTD-187	584	PWR
JAN2N3439	SSD-207	28	—	—	PWR	RCA31	SSD-204	242	PTD-187	585	PWR
JAN2N3441	SSD-207	29	—	—	PWR	RCA31A	SSD-204	242	PTD-187	585	PWR
JAN2N3442	SSD-207	29	—	—	PWR	RCA31B	SSD-204	242	PTD-187	585	PWR
JAN2N3553	SSD-207	80	—	—	RF	RCA31C	SSD-204	242	PTD-187	585	PWR
JAN2N3585	SSD-207	30	—	—	PWR	RCA32	SSD-204	247	PTD-187	586	PWR
JAN2N3772	SSD-207	30	—	—	PWR	RCA32A	SSD-204	247	PTD-187	586	PWR
JAN2N3866	SSD-207	81	—	—	RF	RCA32B	SSD-204	247	PTD-187	586	PWR
JAN2N4440	SSD-207	80	—	—	RF	RCA32C	SSD-204	247	PTD-187	586	PWR
JAN2N5038	SSD-207	31	—	—	PWR	RCA41	SSD-204	252	PTD-187	587	PWR
JAN2N5071	SSD-207	81	—	—	RF	RCA41A	SSD-204	252	PTD-187	587	PWR
JAN2N5109	SSD-207	82	—	—	RF	RCA41B	SSD-204	252	PTD-187	587	PWR

# Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
RCA41C	SSD-204	252	PTD-187	587	PWR	S2800B	SSD-206	166	THC-500	501	SCR
RCA42	SSD-204	257	PTD-187	588	PWR	S2800D	SSD-206	166	THC-500	501	SCR
RCA42A	SSD-204	257	PTD-187	588	PWR	S3700B	SSD-206	172	THC-500	306	SCR
RCA42B	SSD-204	257	PTD-187	588	PWR	S3700D	SSD-206	172	THC-500	306	SCR
RCA42C	SSD-204	257	PTD-187	588	PWR	S3700M	SSD-206	172	THC-500	306	SCR
RCA101	SSD-204	262	PTD-187	557	PWR	S3701M	SSD-206	192	THC-500	476	SCR
RCA102	SSD-204	262	PTD-187	557	PWR	S3702SF	SSD-206	194	THC-500	522	SCR
RCA103	SSD-204	262	PTD-187	557	PWR	S3703SF	SSD-206	194	THC-500	522	SCR
RCA104	SSD-204	262	PTD-187	557	PWR	S3704A	SSD-206	180	THC-500	690	SCR
RCA105	SSD-204	266	PTD-187	556	PWR	S3704B	SSD-206	180	THC-500	690	SCR
RCA201	SSD-204	262	PTD-187	557	PWR	S3704D	SSD-206	180	THC-500	690	SCR
RCA202	SSD-204	262	PTD-187	557	PWR	S3704M	SSD-206	180	THC-500	690	SCR
RCA203	SSD-204	262	PTD-187	557	PWR	S3704S	SSD-206	180	THC-500	690	SCR
RCA204	SSD-204	262	PTD-187	557	PWR	S3705M	SSD-206	187	THC-500	354	SCR
RCA205	SSD-204	266	PTD-187	556	PWR	S3706M	SSD-206	187	THC-500	354	SCR
RCA370	SSD-204	270	PTD-187	558	PWR	S3714A	SSD-206	180	THC-500	690	SCR
RCA371	SSD-204	270	PTD-187	558	PWR	S3714B	SSD-206	180	THC-500	690	SCR
RCA410	SSD-204	326	PTD-187	509	PWR	S3714D	SSD-206	180	THC-500	690	SCR
RCA411	SSD-204	332	PTD-187	510	PWR	S3714M	SSD-206	180	THC-500	690	SCR
RCA413	SSD-204	338	PTD-187	511	PWR	S3714S	SSD-206	180	THC-500	690	SCR
RCA423	SSD-204	344	PTD-187	512	PWR	S3800D	SSD-206	199	THC-500	639	ITR
RCA431	SSD-204	350	PTD-187	513	PWR	S3800E	SSD-206	199	THC-500	639	ITR
RCA520	SSD-204	270	PTD-187	558	PWR	S3800EF	SSD-206	199	THC-500	639	ITR
RCA521	SSD-204	270	PTD-187	558	PWR	S3800M	SSD-206	199	THC-500	639	ITR
RCA1000	SSD-204	524	PTD-187	594	PWR	S3800MF	SSD-206	199	THC-500	639	ITR
RCA1001	SSD-204	524	PTD-187	594	PWR	S3800S	SSD-206	199	THC-500	639	ITR
RCA2003	SSD-205	261	RFT-700	626	RF	S3800SF	SSD-206	199	THC-500	639	ITR
RCA2005	SSD-205	265	RFT-700	627	RF	S6200A	SSD-206	210	THC-500	418	SCR
RCA2010	SSD-205	270	RFT-700	628	RF	S6200B	SSD-206	210	THC-500	418	SCR
RCA3001	SSD-205	401	RFT-700	657	RF	S6200D	SSD-206	210	THC-500	418	SCR
RCA3003	SSD-205	401	RFT-700	657	RF	S6200M	SSD-206	210	THC-500	418	SCR
RCA3005	SSD-205	401	RFT-700	657	RF	S6210A	SSD-206	210	THC-500	418	SCR
RCA3054	SSD-204	53	PTD-187	618	PWR	S6210B	SSD-206	210	THC-500	418	SCR
RCA3055	SSD-204	53	PTD-187	618	PWR	S6210D	SSD-206	210	THC-500	418	SCR
RCA3441	SSD-204	77	PTD-187	666	PWR	S6210M	SSD-206	210	THC-500	418	SCR
RCA6263	SSD-204	77	PTD-187	666	PWR	S6220A	SSD-206	210	THC-500	418	SCR
S2060A	SSD-206	138	THC-500	654	SCR	S6220B	SSD-206	210	THC-500	418	SCR
S2060B	SSD-206	138	THC-500	654	SCR	S6220D	SSD-206	210	THC-500	418	SCR
S2060C	SSD-206	138	THC-500	654	SCR	S6220M	SSD-206	210	THC-500	418	SCR
S2060D	SSD-206	138	THC-500	654	SCR	S6400N	SSD-206	218	THC-500	578	SCR
S2060E	SSD-206	138	THC-500	654	SCR	S6410N	SSD-206	218	THC-500	578	SCR
S2060F	SSD-206	138	THC-500	654	SCR	S6420A	SSD-206	218	THC-500	578	SCR
S2060M	SSD-206	138	THC-500	654	SCR	S6420B	SSD-206	218	THC-500	578	SCR
S2060Q	SSD-206	138	THC-500	654	SCR	S6420D	SSD-206	218	THC-500	578	SCR
S2060Y	SSD-206	138	THC-500	654	SCR	S6420M	SSD-206	218	THC-500	578	SCR
S2061A	SSD-206	138	THC-500	654	SCR	S6420N	SSD-206	218	THC-500	578	SCR
S2061B	SSD-206	138	THC-500	654	SCR	S6431M	SSD-206	228	THC-500	247	SCR
S2061C	SSD-206	138	THC-500	654	SCR	S7430M	SSD-206	238	THC-500	408	SCR
S2061D	SSD-206	138	THC-500	654	SCR	S7432M	SSD-206	245	THC-500	724	SCR
S2061E	SSD-206	138	THC-500	654	SCR	T2300A	SSD-206	33	THC-500	470	TRI
S2061F	SSD-206	138	THC-500	654	SCR	T2300B	SSD-206	33	THC-500	470	TRI
S2061M	SSD-206	138	THC-500	654	SCR	T2300D	SSD-206	33	THC-500	470	TRI
S2061Q	SSD-206	138	THC-500	654	SCR	T2301A	SSD-206	40	THC-500	431	TRI
S2061Y	SSD-206	138	THC-500	654	SCR	T2301B	SSD-206	40	THC-500	431	TRI
S2062A	SSD-206	138	THC-500	654	SCR	T2301D	SSD-206	40	THC-500	431	TRI
S2062B	SSD-206	138	THC-500	654	SCR	T2302A	SSD-206	33	THC-500	470	TRI
S2062C	SSD-206	138	THC-500	654	SCR	T2302B	SSD-206	33	THC-500	470	TRI
S2062D	SSD-206	138	THC-500	654	SCR	T2302D	SSD-206	33	THC-500	470	TRI
S2062E	SSD-206	138	THC-500	654	SCR	T2304B	SSD-206	41	THC-500	441	TRI
S2062F	SSD-206	138	THC-500	654	SCR	T2304D	SSD-206	41	THC-500	441	TRI
S2062M	SSD-206	138	THC-500	654	SCR	T2305B	SSD-206	41	THC-500	441	TRI
S2062Q	SSD-206	138	THC-500	654	SCR	T2305D	SSD-206	41	THC-500	441	TRI
S2062Y	SSD-206	138	THC-500	654	SCR	T2306A	SSD-206	47	THC-500	406	TRI
S2400A	SSD-206	151	THC-500	567	SCR	T2306B	SSD-206	47	THC-500	406	TRI
S2400B	SSD-206	151	THC-500	567	SCR	T2306D	SSD-206	47	THC-500	406	TRI
S2400D	SSD-206	151	THC-500	567	SCR	T2310A	SSD-206	33	THC-500	470	TRI
S2400M	SSD-206	151	THC-500	567	SCR	T2310B	SSD-206	33	THC-500	470	TRI
S2600B	SSD-206	156	THC-500	496	SCR	T2310D	SSD-206	33	THC-500	470	TRI
S2600D	SSD-206	156	THC-500	496	SCR	T2311A	SSD-206	40	THC-500	431	TRI
S2600M	SSD-206	156	THC-500	496	SCR	T2311B	SSD-206	40	THC-500	431	TRI
S2610B	SSD-206	156	THC-500	496	SCR	T2311D	SSD-206	40	THC-500	431	TRI
S2610D	SSD-206	156	THC-500	496	SCR	T2312A	SSD-206	33	THC-500	470	TRI
S2610M	SSD-206	156	THC-500	496	SCR	T2312B	SSD-206	33	THC-500	470	TRI
S2620B	SSD-206	156	THC-500	496	SCR	T2312D	SSD-206	33	THC-500	470	TRI
S2620D	SSD-206	156	THC-500	496	SCR	T2313A	SSD-206	28	THC-500	414	TRI
S2620M	SSD-206	156	THC-500	496	SCR	T2313B	SSD-206	28	THC-500	414	TRI
S2710B	SSD-206	164	THC-500	266	SCR	T2313D	SSD-206	28	THC-500	414	TRI
S2710D	SSD-206	164	THC-500	266	SCR	T2313M	SSD-206	28	THC-500	414	TRI
S2710M	SSD-206	164	THC-500	266	SCR	T2316A	SSD-206	47	THC-500	406	TRI
S2800A	SSD-206	166	THC-500	501	SCR	T2316B	SSD-206	47	THC-500	406	TRI

## Index to Devices

Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line	Type No.	DATA BOOK Vol. No.	Page	Catalog	File No.	Product Line
T2316D	SSD-206	47	THC-500	406	TRI	T6401M	SSD-206	107	THC-500	459	TRI
T2500B	SSD-206	49	THC-500	615	TRI	T6404B	SSD-206	114	THC-500	487	TRI
T2500D	SSD-206	49	THC-500	615	TRI	T6404D	SSD-206	114	THC-500	487	TRI
T2700B	SSD-206	62	THC-500	351	TRI	T6405B	SSD-206	114	THC-500	487	TRI
T2700D	SSD-206	62	THC-500	351	TRI	T6405D	SSD-206	114	THC-500	487	TRI
T2706B	SSD-206	47	THC-500	406	TRI	T6406B	SSD-206	47	THC-500	406	TRI
T2706D	SSD-206	47	THC-500	406	TRI	T6406D	SSD-206	47	THC-500	406	TRI
T2710B	SSD-206	62	THC-500	351	TRI	T6406M	SSD-206	47	THC-500	406	TRI
T2710D	SSD-206	62	THC-500	351	TRI	T6407B	SSD-206	47	THC-500	406	TRI
T2716B	SSD-206	47	THC-500	406	TRI	T6407D	SSD-206	47	THC-500	406	TRI
T2716D	SSD-206	47	THC-500	406	TRI	T6407M	SSD-206	47	THC-500	406	TRI
T2800B	SSD-206	69	THC-500	364	TRI	T6410N	SSD-206	55	THC-500	593	TRI
T2800D	SSD-206	69	THC-500	364	TRI	T6411B	SSD-206	107	THC-500	459	TRI
T2800M	SSD-206	69	THC-500	364	TRI	T6411D	SSD-206	107	THC-500	459	TRI
T2801DF	SSD-206	75	THC-500	493	TRI	T6411M	SSD-206	107	THC-500	459	TRI
T2806B	SSD-206	47	THC-500	406	TRI	T6414B	SSD-206	114	THC-500	487	TRI
T2806D	SSD-206	47	THC-500	406	TRI	T6414D	SSD-206	114	THC-500	487	TRI
T2850A	SSD-206	79	THC-500	540	TRI	T6415B	SSD-206	114	THC-500	487	TRI
T2850B	SSD-206	79	THC-500	540	TRI	T6415D	SSD-206	114	THC-500	487	TRI
T2850D	SSD-206	79	THC-500	540	TRI	T6416B	SSD-206	47	THC-500	406	TRI
T4100M	SSD-206	85	THC-500	458	TRI	T6416D	SSD-206	47	THC-500	406	TRI
T4101M	SSD-206	92	THC-500	457	TRI	T6416M	SSD-206	47	THC-500	406	TRI
T4103B	SSD-206	99	THC-500	443	TRI	T6417B	SSD-206	47	THC-500	406	TRI
T4103D	SSD-206	99	THC-500	443	TRI	T6417D	SSD-206	47	THC-500	406	TRI
T4104B	SSD-206	99	THC-500	443	TRI	T6417M	SSD-206	47	THC-500	406	TRI
T4104D	SSD-206	99	THC-500	443	TRI	T6420B	SSD-206	55	THC-500	593	TRI
T4105B	SSD-206	99	THC-500	443	TRI	T6420D	SSD-206	55	THC-206	593	TRI
T4105D	SSD-206	99	THC-500	443	TRI	T6420M	SSD-206	55	THC-500	593	TRI
T4106B	SSD-206	47	THC-500	406	TRI	T6420N	SSD-206	55	THC-500	593	TRI
T4106D	SSD-206	47	THC-500	406	TRI	T6421B	SSD-206	107	THC-500	459	TRI
T4107B	SSD-206	47	THC-500	406	TRI	T6421D	SSD-206	107	THC-500	459	TRI
T4107D	SSD-206	47	THC-500	406	TRI	T6421M	SSD-206	107	THC-500	459	TRI
T4110M	SSD-206	85	THC-500	458	TRI	T8401B	SSD-206	122	THC-500	725	TRI
T4111M	SSD-206	92	THC-500	457	TRI	T8401D	SSD-206	122	THC-500	725	TRI
T4113B	SSD-206	99	THC-500	443	TRI	T8401M	SSD-206	122	THC-500	725	TRI
T4113D	SSD-206	99	THC-500	443	TRI	T8411B	SSD-206	122	THC-500	725	TRI
T4114B	SSD-206	99	THC-500	443	TRI	T8411D	SSD-206	122	THC-500	725	TRI
T4114D	SSD-206	99	THC-500	443	TRI	T8411M	SSD-206	122	THC-500	725	TRI
T4115B	SSD-206	99	THC-500	443	TRI	T8421B	SSD-206	122	THC-500	725	TRI
T4115D	SSD-206	99	THC-500	443	TRI	T8421D	SSD-206	122	THC-500	725	TRI
T4116B	SSD-206	47	THC-500	406	TRI	T8421M	SSD-206	122	THC-500	725	TRI
T4116D	SSD-206	47	THC-500	406	TRI	T8430B	SSD-206	130	THC-500	549	TRI
T4117B	SSD-206	47	THC-500	406	TRI	T8430D	SSD-206	130	THC-500	549	TRI
T4117D	SSD-206	47	THC-500	406	TRI	T8430M	SSD-206	130	THC-500	549	TRI
T4120B	SSD-206	85	THC-500	458	TRI	T8440B	SSD-206	130	THC-500	549	TRI
T4120D	SSD-206	85	THC-500	458	TRI	T8440D	SSD-206	130	THC-500	549	TRI
T4120M	SSD-206	85	THC-500	458	TRI	T8440M	SSD-206	130	THC-500	549	TRI
T4121B	SSD-206	92	THC-500	457	TRI	T8450B	SSD-206	130	THC-500	549	TRI
T4121D	SSD-206	92	THC-500	457	TRI	T8450D	SSD-206	130	THC-500	549	TRI
T4121M	SSD-206	92	THC-500	457	TRI	T8450M	SSD-206	130	THC-500	549	TRI
T4706B	SSD-206	47	THC-500	406	TRI						
T4706D	SSD-206	47	THC-500	406	TRI						
T6400N	SSD-206	55	THC-500	593	TRI						
T6401B	SSD-206	107	THC-500	459	TRI						
T6401D	SSD-206	107	THC-500	459	TRI						







